

EEM16 Final

CHRISTOPHER LIN

TOTAL POINTS

122 / 125

QUESTION 1

Problem #1 30 pts

1.1 (a), (b) 6 / 6

✓ - 0 pts a is correct

✓ - 0 pts b is correct

1.2 (c) - (i) 23 / 24

✓ - 0 pts c - correct

✓ - 0 pts d - correct

✓ - 0.5 pts e - 3 product terms

✓ - 0 pts f - correct

✓ - 0 pts g - correct

✓ - 0 pts h - correct

✓ - 0.5 pts i - 14 states

QUESTION 2

2 Problem #2 14 / 15

✓ - 1 pts Not fewest number of FAs, but correct

QUESTION 3

3 Problem #3 15 / 15

✓ - 0 pts Correct

QUESTION 4

4 Problem #4 20 / 20

✓ - 0 pts Correct

QUESTION 5

Problem #5 18 pts

5.1 (a)-(c) 11 / 11

✓ - 0 pts Correct

5.2 (d)-(f) 7 / 7

✓ - 0 pts Correct

QUESTION 6

6 Problem #6 11 / 12

✓ - 0.5 pts (b) missing reset

✓ - 0.5 pts (b) missing go

QUESTION 7

7 Problem #7 15 / 15

✓ - 0 pts all correct

Final Exam

Name (Last, First): *Lin, Christopher*
 Student Id #: *604791113*

Do not start working until instructed to do so.

1. You must answer in the space provided for answers after every question. We will ignore answers written anywhere else in the booklet. All pages in this booklet must be accounted for otherwise it will not be graded.
2. You are permitted 2 page of notes 8.5x11 (front and back).
3. You may not use any electronic device.


Following table to be filled by course staff only

| | Maximum Score | Your Score |
|------------|---------------|------------|
| Question 1 | 30 | |
| Question 2 | 15 | |
| Question 3 | 15 | |
| Question 4 | 20 | |
| Question 5 | 18 | |
| Question 6 | 12 | |
| Question 7 | 15 | |
| TOTAL | 125 | |

input: 4
output: 3

Question #1 State Machine to Logic (30)

A Mealy FSM state diagram is shown below. This is a decoder for a 3-level to 4-level encoding. A 4-level signal is communicated between two endpoints (A, B, C, and D). This signal is the input to the FSM. Transitions between the levels map to 3 symbols (X, Y, and Z); these symbols are the outputs. Note that some transitions are eliminated to enhance the quality of the communication.



(a) (2) Explain the difference between a Mealy and a Moore FSM.

Moore FSM; output depends only on the current state
 Mealy; output depends on state and input
 current

(b) (4) Fill in the blanks in this partial state transition table.

| state | in | out | nx_state |
|-------|----|-----|----------|
| SA | A | X | SA |
| SB | B | X | SB |
| SD | B | Z | SB |
| SC | C | X | SC |
| SD | C | Y | SC |
| SC | A | Z | SA |
| SB | D | Z | SD |

Assume for the following parts that inputs, outputs and states are all one-hot encoded.

(c) (3) How many bits are needed for the input, output, and states?

- # bits for in = 4
- # bits for out = 3
- # bits for state = 4

(d) (4) What is the logic for nx_state:SA? out:Z? You can define your mapping for part (c) to write this Boolean function.

$$\begin{aligned} nx_state:SA &= (A \wedge (SB \vee SA \vee SC)) \\ out:Z &= (SB \wedge D) \vee (SD \wedge B) \vee (SC \wedge A) \vee (SA \wedge C) \end{aligned}$$

(e) (3) If nx_state:SA is written as a fully-disjunctive normal form, how many product terms are there?

product terms = 3

Now assume that states, $st[1:0]$, are assigned as gray code: SA=2'b00, SB=2'b01, SC=2'b11, SD=2'b10. The inputs, $in[1:0]$, are also assigned as gray code where A=2'b00, B=2'b01, C=2'b11, D=2'b10; and outputs, $out[1:0]$, are X=00, Y=01, Z=11.

(f) (2) How many columns (inputs+outputs) and rows are in this truth table?

columns = 4 ; st, in, out, nx-st ; 8 cols if each bit is a col
rows = 16 ; 4-st x 4-in

(g) (5) Use the Karnaugh map below to determine the logic for $out[0]$. How many prime implicants are there? How many are essential?

| | | in[1:0] = C B | | | |
|--------|------|---------------|------|------|------|
| | | A | B | C | D |
| out[0] | | "00" | "01" | "11" | "10" |
| SA | "00" | 0 | 1 | 1 | X |
| SB | "01" | 1 | 0 | 1 | 1 |
| SC | "11" | 1 | 1 | 0 | 1 |
| SD | "10" | X | 1 | 1 | 0 |

st[1:0] is indicated on the left, and st[0] is indicated on the right.

prime implicants = 4

essential prime implicants = 4

(h) (3) Write the Boolean expression for $out[0]$.

$$out[0] = (st[1] \wedge \overline{in[1]}) \vee (\overline{in[0]} \wedge st[0]) \vee (in[1] \wedge st[1]) \vee (\overline{in[0]} \wedge st[0])$$

(i) (4) How many states do you need if you want to convert the FSM to a Moore Machine?

states = 14


| curr. state | number outputs |
|-------------|----------------|
| SA | 3 |
| SB | 4 |
| SC | 4 |
| SD | 3 |

Question #2 Logic Design (15)

A field of black ("0") and white ("1") pixels can be "blurred" into gray values by taking a weighted-average that includes neighboring pixels as shown in the figure. Each converted gray-valued pixel, $gpix$, is a 4-bit value and is computed from 9 binary inputs, p_{xy} , based on the equation $gpix_0[3:0] = 3 \cdot p_0 + 2 \cdot \sum p_{1n} + \sum p_{2n}$.

| | | |
|----------|----------|----------|
| p_{21} | p_{11} | p_{20} |
| p_{12} | p_0 | p_{10} |
| p_{22} | p_{13} | p_{23} |

You have available 1-bit Full Adders (FA with 3-inputs and 2-outputs) as building blocks for implementing a design. The design should output $gpix[3:0]$. Use the fewest number of FAs to achieve this task. Show your design.




inputs
 FA
 carry out
 I always
 put carry
 on the
 left bottom.

Question #3 FSM State Diagram (15)

The input to an FSM, Y , is a string of 1's and 0's. Design a **Moore** FSM that detects when a "01" sequence is followed a "10" sequence. The FSM is reset/initialized to a state for which prior inputs are all 0's. An example of the input and output is shown below and key transitions are underlined. Note that "010" does not constitute a "01" followed by a "10". The output, Z , asserts for only 1 cycle when the sequence is detected. As a design constraint, use the fewest number of states.

$Y = 00001110001001010101101111$

$Z = 0000000001000000010000001000$



Question #4 System Partitioning (20)


The following algorithm calculates the combinatorics function $C(n,k)=n!/(n-k)!k!$ (commonly referred to as n-choose-k or nCk).

```

n = n_in;
k = k_in;
comb = 1;
while (n > 0) {
    if (n > k)
        comb = comb*n;
    else
        comb = comb/n;
    n--;
}
done = 1
    
```



The flow diagram is already designed as shown below. A signal, *go*, is an input to the controller that triggers this algorithm. Output, *done*, is asserted by the controller when the algorithm completes and is waiting for the *go* signal. The previous computation is held in the register, *comb*. You are to complete the controller and datapath design.

(a) (10) The datapath blocks available to you are also shown below (a combined multiply/divide module, an add/subtract module, and a zero detect module). You may also use as many 2:1 MUX as you choose (Note that you can only use 2:1 MUX so the select signals for each MUX is a single-bit signal from the controller). You can ignore the bit-width of any of the signals. Show the necessary connections within the datapath and any signals that need to pass as inputs to/from the controller.




$n > k \dots$
 $0 > k-n \Leftrightarrow \text{sign bit} = 1$
 for $k-n$

(b) (10) Design a Moore FSM for the controller. Indicate the desired control signals from controller to the datapath on the FSM state diagram.



Question #5 Timing and Pipelining (18)

The following combinational logic block can be broken down into modules. Each module have their delay as shown. For each module, the propagation and contamination delay are the same ($t_c = t_d$) with the except of two blocks where the (t_c, t_d) is shown in the block. The registers comprise of DFF with the properties $t_s = 3, t_H = 1, t_{cq} = (1, 2)$.




(a) (4) Determine the contamination and propagation delay of the combinational logic block.

$t_{ccl} = 14$
 $t_{dcl} = 43$

(b) (3) What is the minimum cycle time of the combinational logic block?

$\min(T_{cycle}) = t_{dcl} + t_s + t_{dcq} = 43 + 3 + 2 = 48$

(c) (4) We can minimize the cycle time by inserting registers. Show on the diagram below where to insert the register(s). Indicate a register with a line. Use as few registers as possible.



(d) (2) Based on the answer in (c) determine the new minimum cycle time.

$$\min(T_{\text{cycle}}) = t_{\text{dCL}} + t_s + t_{\text{dCQ}} = 15 + 3 + 2 = 20$$

(e) (3) During verification of the design in (d), an engineer found that the DFF hold time is actually longer, $t_H=3$. Does this pose a problem? Explain your answer.

Yes or No

Explain: The block that is (1,15) will have a hold violation,

$$t_H \leq t_{\text{cc1KQ}} + t_{\text{ccl}}$$

$$3 \leq 1 + 1$$

Not true \Rightarrow hold violation

(f) (2) Name as many ways as you can to fix this problem?

- skew the register before the block by at least 1
- skew the register after by -1, or a more neg. #
- Introduce intentional delays in the path of fastest contamination in the Q block

Question #6 (12)

An incomplete Verilog code for a module is shown below:

```

module final (
  input [3:0] st,
  output [3:0] nx_st,
  input [1:0] in,
  output [1:0] out,
  input go, reset, done, clock
);

<(a) missing TYPE> [1:0] out;
<(a) missing TYPE> [2:0] nx_st;

always @( <(b) missing activation list> ) begin
  case (st)
    3'b000: nx_st=3'b001;
    3'b001: nx_st=3'b010;
    3'b010:
      if (in[0] != go)
        nx_st=3'b100;
      else
        nx_st=3'b010;
    3'b100:
      if (in[0] != go)
        nx_st=3'b100;
      else
        nx_st=3'b001;
    default:
      nx_st = {in[0], 1'b0, reset};
  endcase
end

assign out[0] = nx_st[1] | in[1];
// (c) out[1] is the output of a mux that selects 1'b0 when reset else nx_st[0]
endmodule

```

(a) (2) What should be the declared type for the following signals:

wire [1:0] out;
reg [2:0] nx_st;

(b) (2) What should go in the activation list of the always @()? Choose only the signals that needs to be there. You may not use *.

Activation list = st, in[0].

(c) (5) The signal, *out[1]*, is the output of a 2:1 MUX that uses input, *reset*, to choose between input of 1'b0 (when *reset*==1), and *nx_st[0]* (when *reset*==0). Write the Verilog code for this signal in three different ways (continue next page):

```

// Library module provided
module mux21(muxout, muxselA, inputA, inputB);
  // muxselA ==1 chooses inputA
  // module details not shown
endmodule

```

assign Declarative Verilog:

```
assign out[1] = reset ? 1'b0 : nx_st[0];
```

modules Structural Verilog (using the library module above)

```
mux2 | myMultiplexor(out[1], reset, 1'b0, nx_st[0]);
```

always@ Procedural Verilog (note that out variable will need to be declared differently): out would have to be reg

```
always@(reset) begin
    case (reset)
        1'b1: out[1] = 1'b0;
        default: out[1] = nx_st[0];
    endcase
end
```

(d) (3) Four different ways of implementing a function is shown below. Which of them are the same? Circle all that are the same.

```
(1)
always (@posedge clock) begin
    y <= z;
    x <= y;
end
```

```
(2)
always (@posedge clock) begin
    y = z;
    x = y;
end
```

```
(3)
always (@posedge clock) begin
    x = y;
    y = z;
end
```

```
(4)
always (@posedge clock) begin
    z = y;
    y = x;
end
```

(a) (4) For the following Karnaugh map, the Boolean expression for the function

$$Z = (\neg A \wedge \neg B \wedge \neg C) \vee (A \wedge \neg B \wedge D) \vee (A \wedge \neg B \wedge C)$$



| | | AB | | | |
|----|------|------|------|------|------|
| Z | | "00" | "01" | "11" | "10" |
| CD | "00" | 1 | 0 | 0 | 0 |
| | "01" | 1 | 0 | 0 | 1 |
| | "11" | 0 | 0 | 0 | 1 |
| | "10" | 0 | 0 | 0 | 1 |

| D | C

What input conditions and transition has a potential for causing a glitch (static hazard) at the output?
 $(\neg A \wedge \neg B \wedge D \wedge \neg C) \leftrightarrow (\neg A \wedge \neg B \wedge \neg C \wedge D)$
 transition from $A \leftrightarrow \neg A$ at these spots could make output temporarily 0, even though it should stay 1.


(b) (2) How would you resolve the issue in (a) by adjusting the Boolean expression?
 introduce extra redundancy and cover all prime implicants,
 $Z = (\neg A \wedge \neg B \wedge \neg C) \vee (A \wedge \neg B \wedge D) \vee (A \wedge \neg B \wedge C) \vee (\neg B \wedge D \wedge \neg C)$

(c) (3) If you only have 2-input AND gates and Inverters available, how would you build a 2:1 multiplexer? (out selects between *inpA* and *inpB* with the select signal, *selA*)




(d) (3) If you only have 2:1 MUX and Inverters available, how would you implement $Z = X \text{ xor } Y$?

| X | Y | Z |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 1 | 0 |
| 1 | 0 | 1 |



(e) (3) A designer modified the basic DFF as shown below to make a GDFF where the clock signal is ANDed with an Enable signal. This approach is known as "clock gating". How does the GDFF's characteristics compare to that of the DFF? Select the answer.



- Setup: $t_{s_GDFF} > t_{s_DFF}$ $t_{s_GDFF} = t_{s_DFF}$ $t_{s_GDFF} < t_{s_DFF}$
- Hold: $t_{H_GDFF} > t_{H_DFF}$ $t_{H_GDFF} = t_{H_DFF}$ $t_{H_GDFF} < t_{H_DFF}$
- Clock-Q Delay: $t_{c2Q_GDFF} > t_{c2Q_DFF}$ $t_{c2Q_GDFF} = t_{c2Q_DFF}$ $t_{c2Q_GDFF} < t_{c2Q_DFF}$

clock will get there later
b/c of AND gate

