

Quiz 3
Fall 2021

(Upload it to Gradescope)
Don't forget to sign in when you are leaving.

Q1. We have the following set of instructions (every instruction takes one cycle to complete except LW):

```
0x100: add x3, x2, x1
0x104: xor x4, x3, x5
0x108: sw x3, 4(x0)
0x10c: addi x5, x1, 10
0x110: lw x1, 8(x0)
0x114: sub x3, x4, x5
```

We have a 2-issue out-of-order processor with the following units: (you can access the template by selecting the image and clicking on the link that appears).
(link to [ppt](#)).

C (have a separate slide for each cycle)

```
0x100: add x3, x2, x1
0x104: xor x4, x3, x5
0x108: sw x3, 4(x0)
0x10c: addi x5, x1, 10
0x110: lw x1, 8(x0)
0x114: sub x3, x4, x5
* LW takes two cycles.
```

→ rename

```
0x100: add p6, p2, p1
0x104: xor p7, p6, p5
0x108: sw p6, 4(p0)
0x10c: addi p8, p1, 10
0x110:
0x114:
```

V	DestReg	"OLD" DestReg	PC	Comp?
1	p6	p3	100	0
1	p7	p4	104	0
0				
0				

P1	P2	P3	P4	P5	P6	P7	P8	P9	P10
1	1	1	1	1	0	0	1	1	1

use	OP	Dest Reg	Src Reg 1	Src 1 Ready	Src Reg 2	Src 2 Ready	FU	ROB#
1	add	p6	p2	1	p1	1	0	0
1	xor	p7	p6	0	p5	1	1	1
0								
0								

RAT		"Free" Pool	FU R?	
A-reg	PMap		ALU-1	MEM
x1	p1		1	
x2	p2		1	
x3	6(3)			
x4	7(4)	p9		
x5	8(5)	p10		

Start from cycle 4, with Rename, and fill all the tables. In the green table, you should put **R**, **Di** (for dispatch), **I** (for issue, you should not use E), **C**, and **Rt** (for retire). If an instruction stays in one stage for multiple cycles (e.g., if the sources are not ready, or if RS is full), repeat the same character for it (e.g., F, D, R, Di, Di, I, C, Rt). **Comp** in ROB

d. What is the miss rate for each case (FA with LRU and SA with PLRU)?

Q3. Provide a short answer for each of the following questions:

- A. Do hierarchical page tables improve performance, area overhead, or both? Explain why?
- B. How does TLB improve performance?
- C. Why “address translation” is needed in a modern processor?