

[CS M51A FALL 19] QUIZ 2

Oct 25 - 19

Duration: 30 minutes. Closed books and notes. Total: 30 points


TAs

10/25/2019

23

Problem 1 (20 Points)

Consider the gate network in Figure 1.



M	S ₁ , S ₀	F _i	C _{i+1}
0	0 0	A _i	0
0	0 1	A _i '	0
0	1 0	A _i ⊗ B _i	A _i B _i
1	1 0	A _i ⊗ B _i ⊗ C _i	A _i C _i + B _i (A _i ⊗ C _i)
1	1 1	A _i ⊗ B _i ⊗ C _i	A _i ' C _i + B _i (A _i ' ⊗ C _i)

Figure 1: Gate network

a. Determine the switching expressions for the outputs F_i and C_{i+1} . Using AND, OR, NOT, XOR expressions as appropriate fill in the following table.

??? 0

M	S ₁ S ₀	Expression for F _i	Expression for C _{i+1}
0	00	A _i ✓	0 ✓
0	01	A _i ' ✓	0 ✓
0	10	A _i ⊗ B _i ✓	A _i B _i ✓
1	10	A _i ⊗ B _i ⊗ C _i ✓	A _i C _i + B _i (A _i ⊗ C _i) ✓
1	11	A _i ' ⊗ B _i ⊗ C _i ✓	A _i ' C _i + B _i (A _i ' ⊗ C _i) ✓

b. Using the gate characteristics given below, determine equation for the propagation delay t_{pLH} of the path going from the input A_i to the output C_{i+1} . You don't need to calculate the final value. Assume that $C_i = 0$, $B_i = 1$, $S_1 = 1$, and $S_0 = 1$. The output C_{i+1} has a load $L = 3$ on the output. What is the size of the network in equivalent gates?

AND: $t_{pLH} = 0.15 + 0.037L$, $t_{pHL} = 0.16 + 0.017L$, input load factor = 1, size = 2

OR: $t_{pLH} = 0.12 + 0.037L$, $t_{pHL} = 0.2 + 0.019L$, input load factor = 1, size = 2

XOR: size = 3


wrt left input: $t_{pLH} = 0.3 + 0.036L$, $t_{pHL} = 0.3 + 0.021L$, input load factor = 1.1

wrt right input: $t_{pLH} = 0.16 + 0.036L$, $t_{pHL} = 0.15 + 0.020L$, input load factor = 2.1

High to low

Low to High ✓
High to low

A_i = 0 → C_{i+1} = 1
A_i = 1 → C_{i+1} = 0



Size of network =

4 ANDs + 3 XORs + 1 OR

delay = OR_{LH}(L=3) + AND_{LH}(L=1) + ~~XOR~~_{LH}(L=1+2.1) = 4.2 + 3.3 + 1.2

+ ~~XOR~~_{LH} wrt (right)_{LH}(L=1+2.2) = 16 eq. gates

$t_{pLH} = (0.12 + 0.037 \cdot 3) + (0.15 + 0.037 \cdot 1) + (0.3 + 0.036 \cdot 3.1) + (0.16 + 0.036 \cdot 2.1)$


19 X

2 + 2 + 2 + 2 + 0

= 8

em 2 (10 points)

switching expressions describing the function of the circuit in Figure 2 and show that the circuit is valid.



$$f' = ab + c \quad \checkmark$$

$$f = c'(a' + b') \quad \checkmark$$

$$(f')' = (ab + c)' = (ab)' \cdot c'$$
$$= c'(a' + b') = f$$

Thus CMOS circuit is valid

Figure 2: CMOS Circuitk

10