

Duration: 30 minutes. Closed books and notes. Total: 30 points


TAs

10/25/2019

(23)

Problem 1 (20 Points)

Consider the gate network in Figure 1.



M	S, S_0	F_i	C_{i+1}
0	0 0	A_i	0
0	0 1	A_i'	0
0	1 0	$A_i \otimes B_i$	$A_i B_i$
1	1 0	$A_i \otimes B_i \otimes C_i$	$A_i C_i + B_i (A_i' \otimes C_i)$
1	1 1	$A_i' \otimes B_i \otimes C_i$	$A_i' C_i + B_i (A_i' \otimes C_i)$

Figure 1: Gate network

- a. Determine the switching expressions for the outputs F_i and C_{i+1} . Using AND, OR, NOT, XOR expressions as appropriate fill in the following table.

???

M	$S_1 S_0$	Expression for F_i	Expression for $CI + 1$
0	00	$A_i \checkmark$	0 \checkmark
0	01	$A_i' \checkmark$	0 \checkmark
0	10	$A_i \otimes B_i \checkmark$	$A_i B_i \checkmark$
1	10	$A_i \otimes B_i \otimes C_i \checkmark$	$A_i C_i + B_i (A_i \otimes C_i) \checkmark$
1	11	$A_i \otimes B_i \otimes C_i \checkmark$	$A_i C_i + B_i (A_i \otimes C_i) \checkmark$

5

Low \rightarrow High

b. Using the gate characteristics given below, determine equation for the propagation delay t_{PLH} of the path going from the input A_i to the output C_{i+1} . You don't need to calculate the final value. Assume that $C_i = 0$, $B_i = 1$, $S_1 = 1$, and $S_0 = 1$. The output C_{i+1} has a load $L = 3$ on the output. What is the size of the network in equivalent gates?


AND: $t_{PLH} = 0.15 + 0.037L$, $t_{PHL} = 0.16 + 0.017L$, input load factor = 1, size = 2

OR: $t_{PLH} = 0.12 + 0.037L$, $t_{PHL} = 0.2 + 0.019L$, input load factor = 1, size = 2

XOR: size = 3

wrt left input: $t_{PLH} = 0.3 + 0.036L$, $t_{PHL} = 0.3 + 0.021L$, input load factor = 1.1

wrt right input: $t_{PLH} = 0.16 + 0.036L$, $t_{PHL} = 0.15 + 0.020L$, input load factor = 2.1



$$\begin{aligned}
 \text{delay} &= OR_{LH}(L=3) + AND_{LH}(L=1) + \cancel{XOR_{LH}}(L=1+2.1) = 4 \cdot 2 + 3 \cdot 3 + 1 \cdot 2 \\
 &\quad + \cancel{XOR_{RH}} \text{ wrt (right)}_{LH}(L=1+2.1) \\
 &= 16 \text{ eq. gates}
 \end{aligned}$$

19 X

$$t_{PLH} = \boxed{(0.12 + 0.037 \cdot 3) + (0.15 + 0.037 \cdot 1) + (0.3 + 0.036 \cdot 3.1) + (0.16 + 0.036 \cdot 2.1)}$$

 \checkmark

$$2 + 2 + 2 + 2 + 0$$

Item 2 (10 points)

Derive switching expressions describing the function of the circuit in Figure 2 and show that the circuit is valid.




Figure 2: CMOS Circuit

$$\begin{aligned}f' &= ab + c \quad \checkmark \\f &= c'(a' + b') \quad \checkmark \\(f')' &= (ab + c)' = (ab)' \cdot c' \\&= c'(a' + b') = f\end{aligned}$$

Thus CMOS circuit is valid

10