

[CS M51A WINTER 17] MIDTERM EXAM

Date: 2/16/17

- The midterm is closed books and notes. Tablets and smartphone are not allowed.
- You can use calculators and have up to 2 sheets (= 4 pages) of summary notes.
- Please show all your work and write legibly, otherwise no partial credit will be given.
- This should strictly be your own work; any form of collaboration will be penalized.

Name : Koyoshi Shindo

Student ID : 004630397

Problem	Points	Score
1	20	20
2	15	25
3	10	7
4	10	8
5	20	20
6	25	25
Total	100	95 + 10 = 105

Problem 1 (20 points)

1. (8 points) Using algebraic identities obtain a simplified sum of product for the following switching expression:
 $E_1(a, b, c, d) = (ad' \oplus b')(c + d) + (a' + bc)'cd'$.
 Show each step of your work on a separate line and indicate which identity was used.

$$A \oplus B = (AB' + A'B)$$

$$(ad' \oplus b') = (a \cdot d' \oplus b')$$

$$= ((a \cdot d') \oplus b')$$

$$= ((ad')b + (ad')b') \rightarrow \text{xor definition}$$


$$= (ad'b + (ad+d)b') \rightarrow \text{de morgan}$$

$$= ad'b + a'b' + db'$$

$$\begin{aligned} E_1(a, b, c, d) &= (ad'b + a'b' + db') (cd) + (a' + bc)'cd' \\ &\quad \text{absorption} \rightarrow \text{demorgan} \\ &= abc'd' + a'b'cd + b'cd + \cancel{a'b'd} + a'b'd + db'd + (a \cdot (bc))'cd' \\ &= abc'd' + a'b'c + b'cd + a'b'd + b'd + (a \cdot (b' + c))cd' \\ &= abc'd' + a'b'c + b'cd + \cancel{a'b'd} + \cancel{b'd} + (\cancel{a'b'cd'} + \cancel{a'b'cd}) \\ &\quad \text{cancel} \quad \text{Identity} \quad \text{cancel} \\ &= acd'(b+b') + b'd(a+1) \checkmark + a'b'c + b'cd \\ &= acd' + b'd + a'b'c + b'cd \quad \checkmark \text{identity} \\ &= acd' + b'd + a'b'c + b'cd \\ &= acd' + b'd + a'b'c \quad \checkmark \text{identity} \\ &= acd' + b'd + a'b'c \\ &= (acd' + b'd) + (a'b'c) \quad \text{distributive property} \\ &= (ac'b' + a'dc'b' + ab'cd) + (acd' + b'd) + a'b'c \\ &= b'd + d'c + acd' \quad \checkmark \end{aligned}$$

1.	$a + b = b + a$	$ab = ba$	Commutativity
2.	$a + (bc) = (a + b)(a + c)$	$a(b + c) = (ab) + (ac)$	Distributivity
3.	$a + (b + c) = (a + b) + c$ $= a + b + c$	$a(bc) = (ab)c$ $= abc$	Associativity
4.	$a + a = a$	$aa = a$	Idempotency
5.	$a + a' = 1$	$aa' = 0$	Complement
6.	$1 + a = 1$	$0a = 0$	
7.	$0 + a = a$	$1a = a$	Identity
8.	$(a')' = a$		Involution
9.	$a + ab = a$	$a(a + b) = a$	Absorption
10.	$a + a'b = a + b$	$a(a' + b) = ab$	Simplification
11.	$(a + b)' = a'b'$	$(ab)' = a' + b'$	DeMorgan's Law

2. (4 points) Using a K-map, obtain minimal sum of products and product of sums. Compare the minimal SOP with the SOP in (1).



PI & EPI: $a'b'd'$, $b'd$, $b'c$, $a'c'd'$ ✓
PI:



④

$$\text{min sop} = b'd + b'c + a'c'd' \quad \checkmark$$



EPI in place: $(c+d)$, $(d'+b')$, $(b'+a)$

$$\text{min puf} = (c+d) \cdot (d'+b') \cdot (b'+a) \quad \checkmark$$

3. (8 points) Show implementation of min SOP and min POS expressions using NAND and NOR gates. Inverted inputs are not available, and no constant inputs are allowed. Compare the two networks with respect to the number of gates and the total number of inputs. (You are allowed to use NOT gates.)



⑧



Problem 2 (15 points)

18

We want to design a gate network to implement a 4-input multiplexer module MUX. This module has four data inputs $\underline{x} = (x_3, x_2, x_1, x_0)$, two select inputs $\underline{s} = (s_1, s_0)$ and the output y , all in binary code. The output is connected to one of the data inputs determined by the select inputs. Formally, the MUX function is specified as

$$y = MUX(\underline{x}, \underline{s}) = x_i \text{ if } s = i, i = 0, 1, 2, 3. \text{ For example, if } s = 2, y = x_2.$$



1. Show a sum of products expression for y .
2. Implement MUX module using CMOS NAND gates (with fanin as needed) and NOT gates. How many transistors are used?

Y	S	y	S₁ S₀	y
0	0	x_0	0 0	x_0
1	1	x_1	0 1	x_1
2	2	x_2	1 0	x_2
3	3	x_3	1 1	x_3

$$y = S_1' S_0' x_0 + S_1' S_0 x_1 + S_1 S_0' x_2 + S_1 S_0 x_3$$

$+ \cancel{S_1 S_0 x_2 - S_1 S_0 x_3}$


let s_1' be





let s_0' be




Then let $A \leftarrow 0$



let B be



Then module is



Transistor vdd:
generate s_1, s_0' : $2 \times 2 = 4$

generate A, B, C, D : $6 \times 4 = 24$

generate $NAND(A, B, C, D)$: 8

$$4 + 24 + 8 = 36$$



5

Optional problem (10 extra points) Implement MUX module using CMOS transmission gates TG, NOR and NOT gates. A transmission gate TG_i is controlled by signal C_i :

C_i	TG_i
0	on
1	off

[Handwritten signature]

Complete the following table defining the values of control variables C_i and the output y :

s_1	s_0	C_0	C_1	C_2	C_3	y
0	0	1	0	0	0	x_0
0	1	0	1	0	0	x_1
1	0	0	0	1	0	x_2
1	1	0	0	0	1	x_3

✓

Show switching expressions for C_i 's.


$$C_0 = \text{NOR}(S_1, S_0)$$

$$C_1 = \text{NOR}(S_1, \text{NOT}(S_0))$$

$$C_2 = \text{NOR}(\text{NOT}(S_1), S_0)$$

$$C_3 = \text{NOR}(\text{NOT}(S_1), \text{NOT}(S_0))$$


✓



$$C_0 = \text{NOR}(S_1, S_0)$$


$$C_1 = \text{NOR}(S_1, \text{NOT}(S_0))$$

Show the final network. Label all inputs and outputs (external and internal). How many transistors are in total?




V


C_i' is generated by:



C_i is generated by:
 C_0 is generated by:



S_i' is generated by:



4TG: 8 transistors.

generator of C_i' : $4 \times 2 = 8$

generator of C_i : $4 \times 4 = 16$

generator of S_i' : $2 \times 2 = 4$

$$8 + 8 + 4 = 36$$

Problem 3 (10 points) 7

1. (5 points) A 8-bit vector represents a set of positive integers $\{0, \dots, N\}$. Which of the following coding alternatives
- BCD OK
 - 2421 code (a decimal code) OK
 - Excess-3 code (a decimal code) OK
 - Octal 8
011
 - Binary

provides the largest range? Why? (Give N for each case).

(e) provides largest range.

$$(a) \underbrace{\begin{smallmatrix} 1 & 0 & 0 & 1 & 0 & 0 & 1 & 0 \\ 1 & 0 & \times & 1 & 0 \end{smallmatrix}}_{10 \times 10} \quad N = 10^8$$

$$(b) \text{ Same as (a), } N = 10^8$$

$$(c) \text{ Same as (a), } N = 10^8$$

$$(d) \text{ Octal, } \underbrace{\begin{smallmatrix} 1 & 0 & 0 & 1 & 0 & 0 & 1 & 0 \\ 8 & \times & 8 \end{smallmatrix}}_{8 \times 8} \quad N = 64 \quad \text{if we use first two-bit and add leading 0: } \frac{1}{4} \quad 64 \times 4 = 256$$

$$(e) \text{ Bin } \underbrace{\begin{smallmatrix} 1 & 0 & 0 & 1 & 0 & 0 & 1 & 0 \\ 2 & \times & 2 \end{smallmatrix}}_{2 \times 2} \quad N = 2^8 = 256$$

- 1

2. (5 points)

a and b are 12-bit vectors that represent their numbers in the BCD code. $a = (100000110101)$, and the decimal of their sum $a + b$ is 1,800. What is the bit vector of b ? Show all your work.

$$a = \underbrace{\begin{smallmatrix} 1 & 0 & 0 & 0 \\ 8 & 3 \end{smallmatrix}}_{\text{83}} \underbrace{\begin{smallmatrix} 0 & 1 & 0 & 1 \\ 5 & 5 \end{smallmatrix}}_{\text{55}}$$

$$b = 1800 - 835 = 965$$

$$9: 1001$$

$$6: 0110 \Rightarrow$$

$$5: 0101$$

$$b_{BCD} = (1001 \ 0110 \ 0101)$$

Problem 4 (10 points)


We would like to verify that the PLA implementation shown here implements the following switching functions:

$$z_3 = b + bd + ad$$

$$z_2 = b'c + d + bc'd$$

$$z_1 = cd + d'$$

$$z_0 = d$$



1. (6 points) Analyze the PLA shown above and show the output expressions.

$$z_3 = b'c + b'd + ad$$

$$z_2 = b'c + b'd + bc'd'$$

$$z_1 = cd + c'd$$

$$z_0 = \underline{d}$$


2. (4 points) Is the PLA implementation correct? If not, find errors and show the correct implementation (cross out wrong connections and insert correct ones)

Incorrect. See ~~x~~ as connected, ~~o~~ as crossed out

Problem 5 (10 points)

Calculate the propagation delay $t_{PLH}(z_1)$ when x_1 changes. Assume that z_1 's load value is 2. Fill in the blank below with the appropriate values. You don't need to fill all the blanks.

~~Worst Case~~



Worst case

$L = 3$
G4, 2
G5, 2
G1, 2

~~G1 < G4 & G2~~
~~G1 < G4 & G~~

~~G1 < G1 & G~~
~~G1 < G1 & G~~

AND, 4 > NO
G4 > G1

Gate Type	Fan-in	Propagation Delays (ns)		Load Factor I
		t_{PLH}	t_{PHL}	
NOT	1	$0.02 + 0.038L$	$0.05 + 0.017L$	1.0
AND	2	$0.15 + 0.037L$	$0.16 + 0.017L$	1.0
OR	2	$0.12 + 0.037L$	$0.20 + 0.019L$	1.0
NAND	2	$0.05 + 0.038L$	$0.08 + 0.027L$	1.0
NOR	2	$0.06 + 0.075L$	$0.07 + 0.016L$	1.0

Gate name:

G1 → G2 → G4 → G11 → _____ → _____

Gate type:

NOT-1 → AND-2 → NAND-2 → OR-2 → _____ → _____

LH / HL:

LH → LH → LH → LH → _____ → _____

Output load L:

1 → 4 → 2 → 2 → _____ → _____

Prop. Delay:

$1.05 + 0.017 \times 1$ → $0.16 + 0.017 \times 4$ → $0.05 + 0.038 \times 2$ → $0.12 + 0.037 \times 2$

≈ 0.067 → $= 0.228$ → $= 0.126$ → ≥ 0.194 → _____ → _____

Final $t_{PLH} = \sum_{G1, G2, G4, G11} \text{prop delay}$

Problem 6 (25 points)

For the switching function $f(x_3, x_2, x_1, x_0)$, we are given the information below for the dc-set and zero-set.


$$\text{dc-set} = (12, 13)$$

zero-set = zero-set of function

$$(x_3 + x_2' + x_1 + x_0')(x_3 + x_2' + x_1' + x_0')(x_3' + x_2 + x_1 + x_0)(x_3' + x_2 + x_1' + x_0)(x_3' + x_2 + x_1' + x_0')$$

1. (2 points) Fill out the following K-map.

(5)



$$\begin{aligned}
 & (0,0,0,0) : x_3 x_2' x_1' x_0 \\
 & (0,0,0,1) : x_3 x_2' x_1 x_0 \\
 & (0,0,1,0) : x_3 x_2 x_1' x_0 \\
 & (0,0,1,1) : x_3 x_2 x_1 x_0 \\
 & (0,1,0,0) : x_3 x_2' x_1' x_0' \\
 & (0,1,0,1) : x_3 x_2' x_1 x_0' \\
 & (0,1,1,0) : x_3 x_2 x_1' x_0' \\
 & (0,1,1,1) : x_3 x_2 x_1 x_0' \\
 & (1,0,0,0) : x_3' x_2' x_1' x_0 \\
 & (1,0,0,1) : x_3' x_2' x_1 x_0 \\
 & (1,0,1,0) : x_3' x_2 x_1' x_0 \\
 & (1,0,1,1) : x_3' x_2 x_1 x_0 \\
 & (1,1,0,0) : x_3' x_2' x_1' x_0' \\
 & (1,1,0,1) : x_3' x_2' x_1 x_0' \\
 & (1,1,1,0) : x_3' x_2 x_1' x_0' \\
 & (1,1,1,1) : x_3' x_2 x_1 x_0'
 \end{aligned}$$

2. (3 points) Which of the given expressions are prime implicants of the function given above? Circle all that apply. Do not circle implicants that are not prime.

(3)

(a) $x_3 x_1$
 (b) $x_3' x_2'$
 (c) $x_3' x_1$

(d) $x_3' x_0'$
 (e) $x_2 x_0'$
 (f) $x_3 x_2$

(g) $x_3 x_2 x_1$
 (h) $x_3' x_2' x_1'$
 (i) $x_2' x_1' x_0$

(j) $x_3 x_1' x_0$
 (k) $x_3' x_2 x_1' x_0$
 (l) $x_3' x_2 x_1 x_0'$

3. (3 points) Write down the complete set of essential prime implicants.

(3)

EPI: $x_2' x_3'$, $x_2 x_3$.

4. (3 points) Write down the minimal sum of products expressions for f . If there are multiple forms of minimal sum of products expressions, you only need to write down one of them.

(3)

$$f = x_2' x_3' + x_2 x_3 + x_2 x_0' + x_3 x_1' x_0$$

5. (3 points) Which of the given expressions are prime implicants of the function given above? Circle all that apply. Do not circle implicants that are not prime.

(a) $(x_3' + x_2')$

(b) $(x_3' + x_1')$

(c) $(x_3' + x_2 + x_0)$

(d) $(x_3' + x_2 + x_1')$

(e) $(x_3' + x_1 + x_0')$

(f) $(x_3 + x_2' + x_0')$

(g) $(x_3 + x_1' + x_0)$

(h) $(x_2' + x_1 + x_0')$

(i) $(x_3' + x_1 + x_0)$

(j) $(x_3 + x_1' + x_0')$

(k) $(x_3 + x_2 + x_1 + x_0')$

(l) $(x_3 + x_2' + x_1' + x_0)$

6. (3 points) Write down the complete set of essential prime implicants.


③

$$x_3 + x_2' + x_0' \quad x_3' + x_2 + x_1'$$


7. (3 points) Write down the minimal product of sums expressions for f . If there are multiple forms of minimal product of sums expressions, you only need to write down one of them.

③

$$f = (x_3 + x_2' + x_0') (x_3' + x_2 + x_1') \\ (x_3' + x_0 + x_1)$$



esp. $(x_0' + x_2' + x_3)$
 $x_1' + x_3' + x_2$



① 31. $(x_0' + x_2' + x_3) \rightarrow (x_3 + x_2 + x_0)$

$(x_1' + x_3' + x_2) \rightarrow (x_3' + x_2 + x_1')$

$(x_1' + x_3' + x_2) \rightarrow (x_3' + x_2 + x_1')$

$(x_0 + x_3' + x_2) \rightarrow (x_3 + x_2 + x_0)$

② 022. $(x_3' + x_0 + x_1) \rightarrow (x_3' + x_1 + x_0)$

$(x_2' + x_0' + x_1) \rightarrow (x_2' + x_0' + x_1)$