## **CS 111 Midterm**



## 91.5 / 100

#### **QUESTION 1**

## 1 Page replacement algorithm choice 10 / 10

## √ - 0 pts Correct

- 10 pts Incorrect/no answer
- **5 pts** Incorrect/no explanation of why algorithm choice matters
- **5 pts** Incorrect/no explanation of likely difficulties upon poor algorithm choice
- **2.5 pts** Explanation of why algorithm choice matters unclear/needs more detail
- 2.5 pts Explanation of poor algorithm choice's consequences unclear/needs more detail

#### **QUESTION 2**

## 2 Spin lock performance 10 / 10

#### √ - 0 pts Correct

- 10 pts Incorrect/no answer
- **5 pts** Incorrect/no explanation of how spin locks cause performance problems
- **5 pts** Incorrect/no explanation of how a thread can harm its own performance
- **2.5 pts** How spin locks cause performance problems unclear/needs more detail
- **2.5 pts** How a thread can harm itself with spin locks unclear/needs more detail

## QUESTION 3

## 3 Virtual address translation 10 / 10

## √ - 0 pts Correct

- 3 pts Missing one case
- 6 pts Missing two cases
- 1 pts The page table doesn't get full in the sense of being too full. At most, it contains an entry for every page.
  - 2 pts You never "search" a disk for a page. You

always know exactly where it is.

- 2 pts You don't search page tables for invalid addresses, since they won't be there.
  - 3 pts Third case same as example case.
  - 1 pts And what happens in the third case?
- 2 pts If the page is supposed to be somewhere and can't be found anywhere, that's an OS crash, not a page fault. This must never happen.
- **3 pts** I/O does not occur in the middle of handling an address translation.
  - 1 pts First outcome results in page fault.
  - 1 pts MMU cache page table entries, not pages
  - 10 pts Diagram does not describe cases.
- **7 pts** Imprecise description of situation and actions for all three cases.
- 2 pts What precisely do you mean by "system will continue"?
- 1 pts Entire page table isn't cached in MMU. Individual entries are.
- 1 pts In third case, if page isn't in RAM, you have to pay to get it from disk. Context switches may result, but that's not the main activity required.
- **1 pts** How does the system "add a page to the frame"?
- 10 pts You did not answer the question
- 1 pts In case 3, cache what in the PTE?
- 2 pts You don't make an invalid page valid by simply allocating a page frame.
- **3 pts** MMU must not allow one process to access another process' pages, regardless of their address.
- 3 pts TLB doesn't cache actual pages.
- 2 pts What is the consequence of case 2?
- 1 pts If a page is on disk, it will not have an entry in the TLB.
- **6 pts** Cases 2 and 3 are not requests to translate an address.

- **3 pts** Dirty bit is only relevant for page replacement, not address translation.
- 3 pts We don't move an invalid page into a process' working set because it issued an address in the page.
- 1 pts Page on disk is listed in page table, just with present bit not set.
- 2 pts If page is not in a RAM page frame, it's on secondary storage and access will be very slow.
- 2 pts Valid bit and present bit have different meanings.
- 2 pts In first case, must get page off disk into a page frame
  - 3 pts First case won't happen.
  - 1 pts More details on first case.
  - 3 pts Third case won't happen.
  - 4 pts Click here to replace this description.

#### **QUESTION 4**

## 4 Results of fork 9 / 10

- **O pts** Correct
- 2 pts Does not mention pid difference/ return code
- **5 pts** Unclear about differences between parent and child
  - 10 pts Completely wrong
  - 3 pts Insufficient explanation

# √ - 1 pts Does not mention utility of return code/ pid in differentiating between parent and child

- 1 pts fork() call in child returns 0 not 1 or something else
  - 10 pts No answer
- 4 pts Does not provide any explanation for why stated difference is useful
  - 2 pts Copy-on-write, not always
- 2 pts Child does not have a PID of zero, that is the return value from fork()
  - 0 pts correct

#### **QUESTION 5**

## 5 Scheduling for turnaround time 5 / 10

- 0 pts Correct
- 10 pts No answer

# $\sqrt{-5}$ pts RR does not finish short jobs quickly, thus does not optimize average turnaround time.

- **5 pts** Non-preemptive algorithms allow long job to keep new short jobs waiting.
  - 5 pts Did not specify which algorithm to use.
  - 2 pts SJF or STCF? Which?
  - 3 pts STCF over SJF, due to preemption issue.
- **5 pts** FIFO chooses early arrivers over short jobs, harming average turnaround time. One long job could kill your average.
  - + 4 pts Preemption is indeed necessary
- 8 pts This approach does not consider that running short jobs first reduces average turnaround time
- 4 pts Earliest deadline first only applies to RT scheduling.
- **3 pts** STCF will do better, if one has a good estimate of job run time.
- + 2 pts Good explanation.
- 8 pts Not clear what algorithm you mean. Poor explanation of why to use it.
  - 4 pts Insufficient explanation.
- **4 pts** Without knowledge of job run times, MLFQ will probably do better than your choice.
- + 2 pts Mentioned SJF, but did not favor over other incorrect choices.
  - 3 pts Preemptive or not?

#### **QUESTION 6**

## 6 Changing page size 10 / 10

### √ - 0 pts Correct

- 3 pts No external fragmentation with either page size.
  - 1 pts More details on internal fragmentation effect.
- 3 pts Less internal fragmentation, not more, none, or the same.
  - 2 pts More details on non-fragmentation effect
  - 3 pts No discussion of external fragmentation
  - 4 pts No discussion of another effect
- 1 pts As long as the pages are in RAM, the speed of access won't be much different.
  - 4 pts This effect will not occur.

- 4 pts Page size does not really affect allocation requests.
- **3 pts** With paging, need not use method like best/worst fit.
- 4 pts Thrashing is not directly related to page size.
   It is based on actual memory use.
- **3 pts** Non-contiguous allocations across page frames already happens with 4K pages.
  - **1 pts** More details on external fragmentation effect.

#### **QUESTION 7**

## 7 Flow control and shared memory 7.5 / 10

- 0 pts Correct
- **5 pts** Flow control for sockets not explained/incorrect
- 5 pts Absence of flow control for shared memory not explained/incorrect

#### √ - 2.5 pts Flow control for sockets unclear

- **2.5 pts** Absence of flow control for shared memory unclear
  - 10 pts Incorrect
  - 1 pts Sockets aren't unidirectional
  - 1 pts Sockets don't imply 2 machines

### QUESTION 8

#### 8 ABIs and software distribution 10 / 10

#### √ - 0 pts Correct

- **3 pts** Does not mention that ABIs specify how an application binary must interact with a particular OS running on a particular ISA
- 3 pts Does not mention the need for fewer versions of code / If OS is made compliant then code compiled to an ABI will run on any compliant system
  - 5 pts Unclear about what an ABI is
- 2 pts Does not mention lack of requirement for user compilation
  - 3 pts Unclear answer
  - 2 pts Needs more detail
  - 10 pts Wrong

## QUESTION 9

## 9 Relocating partitions 10 / 10

#### √ - 0 pts Correct

- 1 pts More generally, virtualization (both segmentation and paging) allows relocation.
  - 8 pts Virtualization is the key to relocation.
- **7 pts** Swapping alone won't do it. You need virtualization of addresses.
- **10 pts** Totally wrong. Virtualization is the technique.
  - 4 pts Insufficient explanation.
  - 10 pts No answer.
  - 2 pts Insufficient explanation
- 2 pts TLB is just a cache. General answer is virtualization.
- O pts Not really called "address space identifiers,"
   but the concept is right
- 3 pts this is virtualization, not swapping.
- **4 pts** Other way around. To relocate, you change the physical address, not the virtual address.
- **7 pts** Incorrect explanation of the aspect of virtualization that allows relocation.

### **QUESTION 10**

## 10 Semaphore bug 10 / 10

#### √ - 0 pts Correct

- 10 pts Incorrect
- O pts Balance checked against withdrawal before obtaining semaphore: balance could decrease between check and lock if unspecified code contains decrement to balance
- O pts Balance checked against withdrawal before obtaining semaphore: balance could decrease between check and lock if concurrent run of thread 2
- **5 pts** Balance checked against withdrawal before obtaining semaphore: incomplete assumptions
  - 10 pts Assumed bug in unspecified code
  - 1 pts semaphore should be initialized with 3
- 3 pts b = b+a not being atomic is irrelevant here and cannot cause a bug
- 2 pts Another strange part [...] <- That comment is incorrect

## Midterm Exam CS 111, Principles of Operating Systems Fall 2018

Name: _		
Student ID Number: _	8.9	

This is a closed book, closed note test. Answer all questions.

Each question should be answered in 2-5 sentences. DO NOT simply write everything you remember about the topic of the question. Answer the question that was asked. Extraneous information not related to the answer to the question will not improve your grade and may make it difficult to determine if the pertinent part of your answer is correct. Confine your answers to the space directly below each question. Only text in this space will be graded. No question requires a longer answer than the space provided.

1. Why is proper choice of a page replacement algorithm critical to the success of an operating system that uses virtual memory techniques? What is the likely difficulty if a poor choice of this algorithm is made by the OS designer?

we need to pick a good page replacement algorithm to reduce the number of TLB misses: one purpe fluits, as accessing Secendary memory is quite slow. It a poon choice is made, system performer will be greatly decreased as precesses spend significantly more time writing for 210 from disk. We would lose a lot of performe benefit from the TLB.

(and walking the page hister)

2. Spin locks can cause performance problems if not used carefully. Why? In some cases, a thread using a spin lock can actually harm its own performance. Why?

Spin lucks can burt performe because they bern con eycles spinning, if they derit dequire the locks, delaying all waiting precesses. This can be thread's own performence because it could actually delay the necesse of the lock it's wanting for presulting in waiting veryor that it want home it it dictail spin.

Thus, spinny is more preherable it we know it is be short, or the look is likely to be released soon by a triced or enower processor

- 3. Assume you are running on a virtual memory system that uses both segmentation and demand paging. When a process issues a request to access the memory word at address X, one possible outcome in terms of how the address is translated and the content of the address is made available is: the address is valid, the page is in a RAM page frame, and the MMU caches the page table entry for X, resulting in fast access to the word. Describe three other possible outcomes of the attempt to translate this address and the actions the system performs in those cases.
- b) if the acceless is valid (valid b)+1) but translate is not present in TLB, but the page is in IRAM", we have to walk the page task in memory to find the translation.

  Then we bother the translation into TLB and retry the instruction that consecut a FLB wiss.
  - a proverged instruction), then he system will throw in exception due to the process requesty or invalid address.
  - 3) If the address bit is valid, translate not in TL13, page not in MAM. We check TLB, miss, then cheek page takes and see that the page isnt in mam. We must then go to securify storage to swrip the page for disk into AAM. Then, we netry the instructor, this fine finding the location of the page, out bringing it into TL13.
  - 4. When a Linux process executes a fork() call, a second process is created that's nearly identical. In what way is the new process different? Why is that difference useful?

The pricess sheres the code segment rum the original, but hus it's own process rel and stack we done went the child process and porent to be using the same stack, as finetien calls would be meshed up. The pid allows the porent to reference the Child and do things like wait for it to terminate.

The Child also references his seems date segments introduce. Human, if an process writes to date, the other inceps the original while the writer writes to date, the other inceps the original while the writer writes to capy.

There differences allow he never process to an independing fine the parent while redward some approach while redward some supposed while

5. If your OS scheduler's goal is to minimize average turnaround time, what kind of scheduling algorithm are you likely to run? Why?

The he by to minimize averge transcrand time, we should run Schedung hime rance rotion. Becase each process how a fixed time slice, the honorand hours for waiting processes is lower. We don't have silvatures where one larger many process with greatly increase the transcrand time of evergone waiting in round robin.

6. Assume you start with an operating system performing paged memory allocation with a page size of 4K. What will the effects of switching to a page size of 1K be on external and internal fragmentation? Describe one other non-fragmentation effect of this change and why it occurs.

If we switch from 41h to 11h pages, internal Angundaly will be reduced as we can assign pages at a finer grandenty. For instance, if a process asks for 5th, in the original scheme we would provide &h (2 pages), but now we can provide exceeding 5th 15 pages).

There would be no after a extend frequently, becare the popose of paging is to reduce extend frequently, Because we can freely place a

process' menery into puyes, we one not left wing small invisible frequents.

the world need many more (UX) the translations in the page table, resulting in Slower performed if we have a TLB miss. Also, if the TLB remains the Same Size, we will have many more misses as it cannot have the translations in the issue amount of memory. Thus, we call experer large performance

7. An operating system can provide flow control on an IPC mechanism like sockets, but cannot provide flow control on an IPC mechanism like shared memory. Why?

The OS provides central for EDC like sockets became tray or a general, well-defined protocol made as supervision, using an OS butter.

80, the OS can do things like Shop accepting messages when the Sulfer is full, or Aush old messages, etc. to prevent the receiver from being are whenhalmed.

En a Shered mency system, the Commicary processes simply write directly to mency winner OS interveron. This is visual for faith, local commication. The processes transchues head to coordiale convertors as to how to recent twice data. So, the is has no certail over this form of EPC.

8. Why are application binary interfaces of particular importance for successful software distribution?

ABE: are useful became they meep a general APT to a special ESA. Thus, the end user descrit need to compile the source coale when they buy telever located in pregram. The programs will be compatible with a wider variety of hardware configurations, as well, if one how on ABE. As a benefit of interferees in general, he ABE alous hardware on as designed to freely mustify their pupierestois as long as they alther to the interferee, so they can proude operates to hardware on as larger as they alther to the interferee, so they can proude operates to hardware one as notions.

9. Which memory management technique allows us to solve the problem of relocating memory partitions? How does it achieve this solution?

along in without many allows segmentale he problem is relocation. We help Segment ack seepwork limit registers that correspond to the storty position and site of sequents like code, date, heap, a Shock. The issue with directly relocating menuny without pointer values stored in Sequentous is that we may comph ony memory. Thus, by Jony sequellet & nother mency to the ophysical actives of menny him the process, he can just process' desired meny access lucally corresponer separal base register to access physica weater. Many he can franky relocate any segments Tho ordrung places in by snaply changing the sagnest RAM base registors. The process only heeps reliable in its memory, so we marken their integrity by modely the signest base poincers

10. The following multithreaded C code contains a synchronization bug. Where is it? What is the effect of this bug on execution? This is not a full program, but only a part of a program concerning some synchronization functionality. The fact that it's not a full program ISN'T the bug. I am looking here for a <u>synchronization</u> bug. If you find and specify some other bug that does not have synchronization issues, you will not get any credit.

```
sem t balance lock semaphore:
int balance = 100;
... /* Unspecified code here */
sem_init(&balance_lock_semaphore,0,0); /* Initialize the balance semaphore
char add balance(amount) {
                                       ne wast it & o
    sem_wait (&balance_lock semaphore ); /* wait to obtain lock on balance
variable */
    balance = balance + amount;
                                11
                                       ccel
  sem_post(&balance_lock_semaphore); /* Release lock after updating
balance */
void subtract balance( amount ) {
    balance = balance - amount;
.../* More unspecified code here */
/* This code is run by thread 1. */
add balance (deposit);
.../* More unspecified code here */
/* This code is run by thread 2.*/
if (balance >= withdrawal) {
   sem wait(&balance lock semaphore); /* wait to obtain lock on balance
variable */
   subtract balance (withdrawal):
  sem post(&balance lock semaphore);
/* More unspecified code */
```

be used as a local. Let's suy thread I mus add-backere first.

if reaches sem-wait, decrenets he semaphie to -1, and peter itself to sleep. More thread 7 mms, when it reaches lits an sem-wait, it receives the semaphie to -2, and sleeps. Thus, both threads ere asleep ever nerther will wave the other up. The same sewation can the hope of the treat I may believe to -2.

Bt we initiated the semaphe to I, the birst breed would decreve it to zero, taking the lock. It it was now preenpled and one to the force force for it would decrement the sample w -1, on shap? Thin, the first thread would evolve complete its operation, and sem-post, releasing the lock are walking the other briefly.