EEM16 Midterm

TOTAL POINTS

65 / 65

QUESTION 1

1 Problem #1 18 / 18

- √ 0 a) is Correct
- √ 0 b) is correct
- √ 0 c) is correct
- √ 0 d) is correct
- √ 0 e) is correct
 - 1 a) added don't cares as minterms
 - 3 a) is incorrect
 - 2 b) is partially correct
 - 5 b) is incorrect
 - 3 c) is incorrect
 - 3 d) is incorrect
 - 2 e) is partially incorrect
 - 4 e) is incorrect
 - 1 d) partially incorrect
 - 2 c) partially incorrect

QUESTION 2

2 Problem #2 14 / 14

√ - 0 all correct

- 2 Part (a): answer other than 2, 3 or 4
- 1 Part (b): deduct for wrong demorgan
- 0.5 Part(b): partial improper SoP
- 1 Part(b): For improper SoP form
- 2 Part(b) quite wrong SoP
- 4 Part(b): all wrong
- 1.5 Part(c): if Not distributive
- 2 Pat(c) no 6 SoP
- 1 Part(c). For each wrong SoP term
- 4 Part(c): all wrong
- 0.5 Part(d): Partial wrong reduced expression
- 1 Part(d): quite wrong reduced expression
- 1 Part(d): For one missing property
- 2 Part(d): For two missing properties

QUESTION 3

3 Problem #3 22 / 22

√ - 0 Correct. Good Job.

- -1 (a) math error
- 2 (a) incorrect
- -1 (a) (b) or (c) math error
- 2 (b) incorrect
- 2 (c) incorrect = -105
- 0.5 (c) negative error for 2's complement
- 2 (d) incorrect hex
- 2 (e) incorrect BCD
- -1 (f) partial credit
- 2 (f) incorrect
- 2 (g) incorrect bias
- 2 (g) incorrect real number
- 1 (g) partial credit for error
- 6 (h) incorrect
- 2 (h) incorrect floating point choice
- -1 (h) partially incorrect min bits for mantissa
- 2 (h) incorrect min bits for mantissa
- -1 (h) partially incorrect min bits for exponent
- 2 (h) incorrect min bits for exponent

QUESTION 4

4 Problem #5 11 / 11

√ - 0 (a) Correct. Nice Job!

- 7 (a) incorrect
- 5.5 (a) partial for ok attempt
- -3 (a) Too much excessive logic
- 0 (a) No or incorrect Hit logic
- 0.5 (a) Some unnecessary logic

√ - 0 (b) Correct. Nice Job!

- 4 (b) incorrect
- 3.5 (b) Partial credit for attempt
- -1 (b) incorrect bit weight (hop and adder cnt)
- -1 (b) no or incorrect adder count or hop

- **0.5** (b) Good attempt but slightly too many FA
- 1.5 (b) ok attempt but incorrect design
- 3 (b) partial credit for attempt

Midterm Exam

Name (Last, First):	
Student Id #:	

Do not start working until instructed to do so.

- 1. You must answer in the <u>space provided</u> for answers after every question. We will ignore answers written anywhere else in the booklet. <u>All pages in this booklet must be accounted</u> for otherwise it will not be graded.
- 2. You are permitted 1 page of notes 8.5x11 (front and back).
- 3. You may not use any electronic device.

Following table to be filled by course staff only

	Maximum Score	Your Score
Question 1		
Question 2	-	
Question 3		
Question 4		
Question 5		
TOTAL	100	

Question #1

Consider the Boolean function defined by the truth table below where A, B, C, and D are inputs,

and Y is the sole output.

Α	В	С	D	Υ	
0	0	0	0	1	
0	0	0	1	0	1
0	0	1	0	0	
0	0	1	1	0	
0	1	0	0	1	,
0	1	0	1	1	
0	1	1	0	1	
0	1	1	1	1	7
1	0	0	0	1	
1	0	0	1	1	
1	0	1	0	0	
1	0	1	1	1	
1	1	0	0	0	
1	1	0	1	X]
1	1	1	0	1	
1	1	1	1	Х	1

(a) Complete the following statements

$$Y = \sum_{i} m(0, 4, 5, 6, 7, 8, 9, 11, 14)$$

(b) Complete the Karnaugh Map shown below, circle the prime implicants.

CD "00" "01" "11" "10" "10" "01" "11" "10" "11" "10" "11" "10" "11" "10" "11" "10" "11" "10" "11" "10" "11" "10" "10" "11" "10


How many prime implicants are there? ______(c) Write the Boolean (sum-of-product) expression for the essential prime implicants (if any).

Essential Prime Implicants = $(\beta \land \zeta) \lor (A \land D)$

UCLA | EEM16/CSM51A | Spring 2017


Prof. C.K. Yang

(d) Implement the function Y using an 8-input multiplexer. The select signal is $s[2:0]=\{B,C,D\}$ where s=3'b100 is B=1 and C=D=0 selecting the input $mux_in[4]$. A or $\sim A$ are permissible as inputs, $mux_in[7:0]$. Write the desired inputs on the figure below.



(e) Implement ¬Y using the minimum # of NOR gates with fewest # of inputs (minimize literals and terms).

 $Y = (B \land C) \cup (A \land D) \cup (\overline{A} \land \overline{B}) \cup (\overline{B} \land \overline{C} \land \overline{D})$ $\overline{Y} = (\overline{B} \lor \overline{C}) \wedge (\overline{A} \lor \overline{D}) \wedge (A \lor \overline{B}) \wedge (B \lor C \lor D)$



 $(a \wedge \overline{b}) \wedge (\overline{c} \vee d \vee e) = (a \wedge \overline{b} \wedge \overline{c}) \vee (a \wedge \overline{b} \wedge d)$ $(a \wedge \overline{b}) \vee (a \wedge \overline{d} \wedge \overline{e})$ $Y = \neg (\neg (a \wedge \neg b) \vee (c \wedge \neg (d \vee e))) \rightarrow (a \wedge \overline{b}) \vee (c \wedge \overline{d} \wedge \overline{e})$

UCLA | EEM16/CSM51A | Spring 2017 Question #2

- (a) For the above Boolean function, if you were to convert the above expression into a sum-ofproduct representation, how many times did you have to apply DeMorgan's theorem?
- (b) For part (a), what is the resulting function?

$$Y = (anbn \overline{c}) v(anbn d) v(anbn e)$$

(c) The following expression can be written as a 6-term sum-of-product, $Y = (a \lor b) \land (a \lor \neg b \lor \neg c)$

What Boolean property do you need to apply to do this?

Distribute Property

Without reducing, what are the 6 product terms?

(ana)v(anb)v(anz)v(bna)v(bnb)v(bnz)

(d) The 6-term sum-of-product of part (c) can obviously be reduced. What is the reduced expression?

What Boolean axioms or properties are needed for the reduction?

avlant)vlant) vlant)vlant! avlani)v(6ni) a v(bni)

(anb) v(ant)

Absorption, idempotence, convergence

144+7=151

UCLA EEM16/CSM51A	Spring	2017
---------------------	--------	------

Prof. C.K. Yang

Question #3

(a) The following 8 bits can be used to represent different numbers depending on the encoding 8b'10010111

If this was unsigned, what is the corresponding integer? $\frac{151}{1+2+4+16+128} = 1.51$

(b) If the 8 bits in (a) was sign magnitude, what is the corresponding integer? $\frac{-23}{-(16+4+2+1)} = -23$

(c) If the 8 bits in (a) was 2's complement, what is the corresponding integer? $\frac{-105}{(-128)+23} = -105$

(d) If the 8 bits in (a) was hexadecimal, what is the corresponding hexadecimal? $\frac{97_{Hex}}{1001 = 9}$

(e) If the 8 bits in (a) was binary coded decimal, what is the corresponding integer? ___97

(f) If the 8 bits is fixed point 1001.0111, what is the corresponding number? 9.4375

(g) If the 8 bits in (a) was a 4E3 floating point number (IEEE format S+EEE+MMMM),

What is the bias? ____3

-1.21-3.(1+2-2+2-3+2-4)

What is the corresponding real number? -0, 359375

(h) Military temperature range is -55°C to +125°C with 1% accuracy.

m. maj. 0.250C

Would you choose floating point or fixed point? House

If you are to represent this in floating point, what is the minimum # of bits for mantissa?

125-(-55) = 180

And, what is the minimum # of bits for exponent?


9 3/2 00 7

15-0= 3


0.01 2 2-7

UCLA | EEM16/CSM51A | Spring 2017 Question #5

(a) Given 8-bit input, *votes*[7:0], in which any number of the inputs can be a 1'b1. Build an **arbiter** that provides an 8-bit output, *arbout*[7:0], that is 1-hot. The hot signal corresponds to the position with the highest priority. Note that votes[7] has higher priority than votes[6] etc. You have available to you a module ARB that is a 4-bit arbiter already built that you **must** use. ARB accepts as inputs *arbin*[3:0] and outputs *arbout*[3:0] and a *hit* signal to indicate that one or more of the signals is a 1'b1. You also have available to you INV (inverters), and 2-input MUX (multiplexers). Recall that you can implement considerable arbitrary logic with 2-input MUXs.




(b) Now, the *votes*[7:0] need to be counted. You have available Full Adders (FA) as building blocks for implementing a design. If the delay of the logic is determined by the number of hops where each hop is the traversal of a Full-Adder from any input (*a,b,and c*) to any output (*sum, carry*). Design your block to minimize this delay. Note that your design should output 4 bits to indicate the binary count, *cnt*[3:0].



UCLA | EEM16/CSM51A | Spring 2017

Blank page for scratch work



UCLA | EEM16/CSM51A | Spring 2017 Blank page for scratch work