


UCLA
Department of Electrical Engineering
EEM16 Fall 2012, Discussion 2A
Quiz 1 (15 minutes)
Oct 26, 2012


A 1-bit adder is a circuit that adds two bits and produces two outputs (1 bit each): a sum (S) and a carry-out (C). A top-level block diagram of this is shown below:



- Draw the truth table for the two outputs of a 1-bit adder.
- Find a logic expression for S and C.
- Implement S using only transmission gates and inverters.

UCLA
Department of Electrical Engineering
EEM16 Fall 2012, Discussion 2B
Quiz 1 (15 minutes)
Oct 26, 2012

Given the digital circuit below:



- Determine X, Y, Z in terms of inputs A, B, and C. Express all answers in SOP form.
- Construct the truth table for $F(A,B,C)$
- Find the canonical SOP and canonical POS for $F(A,B,C)$ (use little-m and big-M notation)


UCLA
 Department of Electrical Engineering
 EEM16 Fall 2012, Discussion 2C
 Quiz 1 (15 minutes)
 Oct 24, 2012

Simplify algebraically the following expression

$$a(a' + b)(a' + b' + c)(a' + b' + c' + d)(a' + b' + c' + d' + e)$$

UCLA
 Department of Electrical Engineering
 EEM16 Fall 2012, Discussion 2D
 Quiz 1 (15 minutes)
 Oct 26, 2012

Analyzing Gate Networks



- Using the given table, find the load factor of each input.
- Calculate the propagation delay through the bolded path (t_{pLH} and t_{pHL}). Assume load of each output is a constant L_0 .

Gate type	Fan-In	Propagation delays		Load factor [standard loads]	Size [equiv. gates]
		t_{pLH} [ns]	t_{pHL} [ns]		
AND	2	$0.15 + 0.037L$	$0.16 + 0.017L$	1.0	2
OR	2	$0.12 + 0.037L$	$0.20 + 0.019L$	1.0	2
NOT	1	$0.02 + 0.038L$	$0.05 + 0.017L$	1.0	1