

UCLA
Department of Electrical Engineering
EEM16 – Fall 2011
Midterm
October 27, 2011
(The midterm contains 5 problems)

Solution.

1. Exam is closed book. You are allowed **one 8 ½ x 11” double-sided cheat sheet**.
2. Calculators are allowed.
3. Show the intermediate steps leading to your final solution for each problem.
4. You can use both sides of the sheets to answer questions.


Problem	Points	Your Score	Comments
1	10		
2a	5		
2b	3		
2c	5		
2d	5		
2e	7		
3a	4		
3b	4		
3c	7		
4a	5		
4b	3		
4c	12		
5a	5		
5b	5		
5c	5		
5d	5		
	Total: 90		

1) Simplify algebraically the following expression

$$\begin{aligned} & a(a' + b)(a' + b' + c)(a' + b' + c' + d)(a' + b' + c' + d' + e) \\ &= abc(a' + b + c)(a' + b' + c' + d)(a' + b' + c' + d' + e) \\ &= abe(a' + b + c' + d)(a' + b' + c' + d' + e) \\ &= abcd(a' + b' + c' + d' + e) \\ &= abcde. \end{aligned}$$

time = 3 min.

2) Given the digital circuit below:



- Determine X, Y, Z in terms of inputs A, B, and C. Express all answers in SOP form.
- Construct the truth table for F(A,B,C)
- Find the CSOP and CPOS for F(A,B,C) (use little-m and big-M notation)
- Find the simplified SOP expression for F(A,B,C) using a K-map
- Implement the expression you found in d) using CMOS (you are allowed to use both normal and complemented versions of the input, A, A', B, B', C, C'). Use as few transistors as you can.

a) $X = (A \cdot C)' = A' + C$

~~ab~~

$$Y = (AB)' = A' + B'$$

$$Z = (A'B'C)' = A + B + C$$

b)

A	B	C		F
0	0	0		1
0	0	1		0
0	1	0		1
0	1	1		1
1	0	0		0
1	0	1		1
1	1	0		0
1	1	1		0

c) $F = \sum m(0,2,3,5)$. CSOP

$F = \prod M(1,4,6,7)$ CPOS


d)

	$\bar{A} \bar{B} C$	00 01 11 10
	0	D
	1	\bar{D}

$$F = A'B + A'C' + AB'C.$$


e) $F' = (A'B + A'C' + AB'C)'$ NMOS Design.

$$\begin{aligned} &= (A'B)' \cdot (A'C')' (AB'C)' \\ &= (A+B') \cdot (A+C) (A'+B+C') \end{aligned}$$



time: 15 min.

- 3) A 1-bit adder is a circuit that adds two bits and produces two outputs (1 bit each): a sum (S) and a carry-out (C). A top-level block diagram of this is shown below:





- Draw the truth table for the two outputs of a 1-bit adder.
- Find a logic expression for S and C.
- Implement this adder using only transmission gates and inverters.

a)

X_1	X_0	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


b) $S = X_1'X_0 + X_1X_0'$

$$C = X_1X_0.$$



time = 5 min.

4) Analyzing Gate Networks



- Find the switching expression of each output (No need to simplify).
- Using the given table, find the load factor of each input.
- Determine the critical path and calculate the propagation delay (t_{PLH} and t_{PHL}).
Assume load of each output is a constant L_0 .

Gate type	Fan-In	Propagation delays		Load factor [standard loads]	Size [equiv. gates]
		t_{PLH} [ns]	t_{PHL} [ns]		
AND	2	$0.15 + 0.037L$	$0.16 + 0.017L$	1.0	2
OR	2	$0.12 + 0.037L$	$0.20 + 0.019L$	1.0	2
NOT	1	$0.02 + 0.038L$	$0.05 + 0.017L$	1.0	1

$$a) F = (a+ac)' + b'$$

$$G = a+ac+b'(b+c)$$

$$b) L_a = 0, L_b = 2, L_c = 0,$$

c). Critical path.



$$\begin{aligned}
 T_{PLH} &= t_{PHL}(\text{AND}2) + t_{PHL}(\text{OR}2) + t_{PLH}(\text{NOT}) + t_{PLH}(\text{OR}2) \\
 &= 0.16 + 0.017 \cdot 1 + 0.20 + 0.019 \cdot 2 + 0.02 + 0.038 \cdot 1 \\
 &\quad + 0.12 + 0.037 \cdot L_0 \\
 &= 0.593 + 0.037 L_0 \quad [\text{ns}].
 \end{aligned}$$

$$\begin{aligned}
 T_{PHL} &= t_{PLH(\text{AND2})} + t_{PLH(\text{OR2})} + t_{PHL(\text{NOT})} + t_{PHL(\text{OR2})} \\
 &= 0.15 + 0.037 \cdot 1 + 0.12 + 0.037 \cdot 2 + 0.075 + 0.019 \cdot 1 \\
 &\quad + 0.20 + 0.09 L_o \\
 &= 0.648 + 0.019 L_o, \quad [\text{ns}]
 \end{aligned}$$

time: 15 min.

Note = Ignore Solutions
for function "F"


5) Consider the following functions

i. $F(A, B, C, D) = \sum m(3, 6, 7, 9, 11, 13, 14, 15)$
ii. $G(A, B, C, D) = \sum m(1, 3, 4, 9, 11, 13)$


- Use K-maps to minimize the sum of products (SoP) form and product of sums (PoS) form for each of the two functions. Write the Boolean expressions that result.
- Implement functions F and G using minimal number of gates. Your circuit can contain only NOR gates, or only NAND gates (not both). Maximum fan-in = 4 for both NAND and NOR gates.

Note: Assume that inputs are available in both uncomplemented and complemented form.

- Implement both functions using the following AND-OR PLA.




- Implement both functions using 2:1 MUX.



$$F = AD + BC + CD$$

$$F' = A'C + C'D + B'D'$$

$$F = (A+C)(C+D)(B+D)$$



$$G = B'D + A'CD + A'B'C'D'$$


$$G' = B'D + BC + AD' + A'BD$$

(CD' is not EPI).


$$G = (B+D)(B'+C')(A'+D)(A+B'+D')$$

b)


$$F = ((AD)' \cdot (BC)' \cdot (CD)')'$$



$$G = ((B'D)'(AC'D)'(A'B'C'D))'$$




c).



$$d). F = F(A, B, C, 0)D' + F(A, B, C, 1)D$$

$$= (BC)D' + (\cancel{A} + \cancel{C} + BC)D$$


$$= [MUX(B, 0, C)]D' + [MUX(1, A, C)]D.$$



$$\begin{aligned}
 G &= G(A, B, C, 0) D' + G(A, B, C, 1) D \\
 &= (A'BC')D' + (B'C + AC')D \\
 &= [G(A, B, 0, 0)C' + G(A, B, 1, 0)C]D' \\
 &\quad + [G(A, B, 0, 1)C' + G(A, B, 1, 1)C]D \\
 &= [(A'B)C' + 0 \cdot C]D' + [(A+B') \cdot C' + B' \cdot C]D
 \end{aligned}$$

$$AB = \text{MUX}(A', 0, B)$$

$$A+B' = \text{MUX}(A, 1, B)$$



Time: 35 min