

EE 115C Digital Electronic Circuits

Fall 2015

Midterm Exam

Closed Book, 1 sheet of notes allowed

Name: SOLUTION

Student ID No.: _____

1) _____ / 20

2) _____ / 15

3) _____ / 15

4) _____ / 20

5) _____ / 25

6) _____ / 20

TOTAL _____ / 115

20 pts

Problem 1:

For this question you can ignore body effect and channel length modulation.

- Equivalent resistance $R_{eq}(W/L=1)$ for all NMOS and all PMOS transistors are $R_{NMOS} = 5 \text{ k-ohm}$ and $R_{PMOS} = 15 \text{ k-ohm}$ respectively.
- Assume that all output capacitances are lumped together into a single load capacitance $C = 30 \text{ fF}$.
- Do NOT ignore intermediate internal capacitances for this part. You can assume 3 fF for all gate capacitances and 2 fF for all diffusion capacitances.
- Φ is a periodic (clock-like) signal with 10% duty cycle

7 pts

(a) Describe the operation of the circuit, what is the logic function being implemented?



10 pts

(b) Calculate the worst case low to high propagation delay. *Assume all transistors have $W=1$*

3 pts

(c) Size the transistors such that the circuit provides, to the first order, a ^{worst case delay low to high} delay comparable to a reference inverter that has $(W/L)_{NMOS} = 2$ AND $(W/L)_{PMOS} = 3$

(a) when $\phi = 1$ $V_{out} \rightarrow 0$
 when $\phi = 0$ then V_{out} is evaluated due to state of pull up network
 Dual NMOS net



$$F = AB + C + (F+G)(D+E)$$


(b) worst case pull up
Use Elmore delay

$$\sum_{LH} R_{\phi} C_i + C_2(R_{\phi} + R_B) + C_3(R_{\phi} + R_B + R_C) + C_4(R_{\phi} + R_B + R_F) + C_L(R_G + R_F + R_C + R_B + R_{\phi})$$


$$= 15 \times 6 + 6 \times 30 + 6 \times 45 + 4 \times 60 + 30 \times 75$$

$$= 3030 \times 10^{-15} \times 10^3$$

$$= 3.03 \times 10^{-9} \text{ s}$$



(c)



15 pts



12 pts

3 pts

Problem 2:

Sketch the transistor circuit for the layout given below. Be sure to use the same labels in your schematic as in the layout below

Identify one obvious design rule that is being violated.



No overlap of poly w/ contact

15 pts Problem 3: Short answer

Using spice describe an approach to measure each one of the following parameters for a given transistor.

3 pts
each

- V_{tn} , V_{tp}
- $\mu_n C_{ox}$, $\mu_p C_{ox}$ at a given V_{ds}
- V_{sat-n} and V_{sat-p}
- V_A (channel length modulation)

e) Subthreshold Slope $S = \left[\frac{d(\log_{10} I_{ds})}{dV_{gs}} \right]^{-1}$

(a) Set $V_{DS} > 0$ increase V_{GS} until current starts to flow

(b) given small V_{ds} & choose V_{GT} small s.t. trans is in linear region, given $\frac{W}{L}$

$$I_{DS} = \mu C_{ox} \frac{W}{L} \left(V_{GT} - \frac{V_{ds}}{2} \right) V_{ds},$$

measure I_{DS} & solve for $\mu_n C_{ox}$

(c) Sat. Voltage: plot I_{DS} for a given V_{GT} while increasing V_{ds} . Sat Voltage is V_{ds} at which current starts flattening out

(d) Ensure channel is in Sat. Then measure current for 2 diff values of V_{DS} (both values must ensure trans. in Sat.) the slope is $\frac{1}{V_A}$

(e) for $V_{gs} < V_{tn}$ vary V_{ds} , measure current at V_{gs1} & $V_{gs2} < V_{tn}$. Take the log of the current & measure the slope.

20 pts Problem 4:

The ref.


- 10 pts (a) Estimate the minimum delay of the path from A to B
- 10 pts (b) Choose the transistor sizes to achieve this delay.

The initial NAND2 gate presents a total load of 4λ of transistor widths on the input and the output load is equivalent to 60λ of transistor widths

The ref Inverter for this problem has $W_{PMOS} = 2$ $W_{NMOS} = 1$

(a)

Calculate G, H, & B for the path



$I_{NAND2} = \frac{4}{3}$
 $I_{NOR3} = \frac{7}{3}$

$G = \frac{4}{3} \times \frac{4}{3} \times \frac{7}{3}$
 $= \frac{112}{27} = 4.15$

$H = \frac{60}{4} = 15$

$b_1 = 3 \quad b_2 = 2 \quad B = 6$

$F = GBH = \frac{112}{27} \times 6 \times 15 = 373.33$

$\hat{f}_i = \sqrt[3]{373.3} = 7.2$

$D = 3 \hat{f}_i + P$

$P = \overset{NAND2}{2} + \overset{NAND2}{2} + \overset{NOR3}{3} = 7$

$D_{min} = 28.6 \tau$

$$\textcircled{b} \quad C_{in-i} = \frac{C_{out-i} g_i}{\hat{f}}$$

$$\underline{\text{NOR3}} \quad C_{\text{NOR3-in}} = \frac{60 \times \frac{7}{3}}{7.2} = 19.4$$

$$W_{\text{PMOS}} = 19.4 \times \frac{6}{7} = \frac{166.3}{7} = \underline{23.76}$$

$$W_{\text{NMOS}} = 19.4 \times \frac{1}{7} = 2.77$$

$$\underline{\text{NAND2}} \quad C_{\text{NAND2-in}} = \frac{2 \times 19.4 \times \frac{4}{3}}{7.2} = \underline{36} \quad 7.19$$

$$W_{\text{PMOS}} = 7.19 \times \frac{2}{4} = 3.6$$

$$W_{\text{NMOS}} = 3.6$$

10
25 pts

Problem 5:

For the circuit shown below


3 pts

(a) Provide an expression for the steady state output voltage. Provide a brief explanation

7 pts

(b) Provide an expression of the delay if the input has a low to high transition.

- Express your answer in terms of the delay and resistances for a 2-1 unit inverter inverter
- Assume that all diffusion capacitances are 2/3 the gate capacitances.




5 pts

(c) Repeat parts (a) the circuit given below.

10 pts

(d) Repeat parts (b) the circuit given below.



(a)

$V_{out} = \overline{VDD}$
OV

Gate 1 simply passes V_{in} to I/P of inverter which in turn inverts the signal. Gate 2 is on


(b)

$\tau_{delay} = \tau_{NI} + \tau_{inv \rightarrow out}$

$\tau_{delay} = \tau_{in \rightarrow NI} + \tau_{inv \rightarrow out}$


$\tau_{in \rightarrow NI} = (R_{NMOS} \parallel R_{PMOS}) \left(2 \times \frac{2}{3} + 3 \right) C$

$\tau_{inv \rightarrow out} = \frac{1}{3} R$



which means it behaves like a resistor
 $V_{in} \downarrow \Rightarrow V_{out-INV} \downarrow \Rightarrow V_{out} \rightarrow 0$ via inverter pulling current through $R_P \parallel R_N, 3R_N \& R_{N-NMOS}$

$$\tau_{inv \rightarrow out} =$$



$$\tau_{inv \rightarrow out} = \left(4 \times \frac{2}{3} C\right) R_N + 2 \times \frac{2}{3} C \left[(R_N \parallel R_P) + R_N \right] + C_L \left[3R_N + (R_N \parallel R_P) + R_N \right]$$

$$\tau_{total} = \tau_{in \rightarrow N1} + \tau_{inv \rightarrow out}$$

20 pts Problem 6:
For the circuit given below calculate:

6 pts (a) V_{OH} and V_{OL}

7 pts (b) Gate's threshold voltage

7 pts (c) Gate's static power dissipation

Note this is a short channel device prone to velocity sat.

$V_{DD} = 1.2 \text{ V},$

$V_{TN} = 0.15 \text{ V}$

$k'_n = \mu_n C_{ox} = 300 \text{e-}6 \text{ (A/V}^2\text{)};$

$I_{dsat-N} = 0.71 \text{e-}3 \text{ A/}\mu\text{m}$

$V_{A-NMOS} = 2 \text{ V}$


$\gamma = 0.4,$

$-V_{TP} = 0.29 \text{ V};$

$k'_p = \mu_p C_{ox} = -100 \text{e-}6 \text{ (A/V}^2\text{)}$

$I_{dsat-P} = 0.385 \text{e-}3 \text{ A/}\mu\text{m}$

$V_{A-PMOS} = 1.4 \text{ V}$



(a) $V_{OH} = V_{DD}$

V_{OL} can be approximated by approximating the transistors


w/ their equiv Res.

Note $K'_n = 3 K'_p \Rightarrow R_{eqP} = 3 R_{eqN}$

for $W_P = W_N = 1$


$$V_{out} = \frac{1}{10} R_{eqN} \times \frac{V_{DD}}{\left(\frac{1}{10} + \frac{3}{2}\right) R_{eqN}}$$

$$= \frac{0.1}{1.6} \times 1.2 = 0.075 \text{ V}$$



(b) Gate threshold $\Rightarrow V_{in} = V_{out} = V_{th}$

Since $W_N \gg W_P$ then V_{th} is probably lower than $\frac{V_{DD}}{2}$
 guess $NMOS \sim \text{lin}$
 $PMOS \sim \text{vel. Sat}$



$$I_{Dsat-P} = 0.385 \times 10^{-3} \frac{A}{\mu m} \times 2 (0.065 \mu m)$$

$$= 50 \times 10^{-6} A$$

$$I_{Dn} = 300 \times 10^{-6} \frac{A}{V^2} \left(\frac{10}{1} \right) \left((V_{th} - 0.15) V_{th} - \frac{V_{th}^2}{2} \right) = 50 \times 10^{-6} A = I_{Dp}$$

Solving for $V_{th} = 0.086V$

(c) Static Power dissipation

for V_{OH} $P_{dis} = 0$

for $V_{out} = V_{OL}$ $P_{dis} = V_{DD} I_{Dsat-P}$

