

University of California, Los Angeles Henry Samueli School of Engineering and Applied Science Department of Electrical Engineering

D. Marković

Tue Thu 10:00am-12:00pm Fri, Mar 22, 11:30am-2:30pm

EE115C: WINTER 2013—FINAL EXAM

NAME	SOLUTION		
	Last	First	
SID			

Please write answers in the box and spaces provided.

Answers elsewhere will not be graded.

You have 180 minutes.

The test is designed so that you roughly spend 1.5 minutes per point +30 minutes to check your answers.

If you get stuck, move on.

Good luck!

/10
/20
/10
/10
/10
/15
/15
/10

Total (100)	
-------------	--

a. In the figure below, what is the minimum allowable value of V_{DD} (initially 1V) if M_1 must not enter the triode region? Assume λ =0. (3 pts)

$$V_{DD} = 1V \qquad V_{DSAT} = 0.3V, V_{TN} = 0.17V, k'_{n} = 130 \frac{\mu A}{V^{2}}, \left(\frac{W}{L}\right)_{M1} = \frac{480 \text{nm}}{100 \text{nm}}$$

$$M_{1} \quad \text{must not enter the triode region.}$$

$$V_{DS} > V_{GS} - V_{T} = 1 - 0 \cdot 17 = 0.83 \text{ V}$$

$$1V = \frac{1}{2} \quad \text{M1} \quad V_{GT} > V_{DSAT} \Rightarrow M_{1} \text{ is in Vel. Sat.}$$

$$V_{DD} = V_{DS} = V_{N} \quad \text{M2} \quad \left(V_{GS} - V_{T}\right) V_{DSAT} - \frac{V_{DSAT}}{2}$$

$$V_{DD} = V_{DD} = V_{DD} = V_{DD} = 0.83 + I_{D} \cdot R_{D}$$

$$V_{DD-min} = 0.9 \text{ V}$$

$$V_{DD-min} = 0.9 \text{ V}$$

b. In the figure below, $I_{D_{M2}} = 175\mu A$. What region of operation is M2 in? What is $\left(\frac{W}{L}\right)_{M2}$ ratio? Assume $\lambda=0$. (3 pts)

$$V_{DD} = 1V$$

$$V_{DSAT} = 0.3V, V_{TN} = 0.17V, k'_{n} = 130 \frac{\mu A}{V^{2}}$$

$$V_{GS} = V_{DS} = V_{DD} - I_{D} \cdot R_{S} = 1 - (175\mu A)(500L) = 0.904V$$

$$M2 \quad V_{GT} = 0.734V , V_{DSAT} = 0.3V \Rightarrow V_{e}(.5at)$$


$$I_{DM_{2}} = K'_{n} \frac{W}{L} \left[V_{GT} \cdot V_{DSAT} - \frac{V_{DSAT}}{2} \right]$$

$$I_{S\mu A} = \left(130 \frac{\mu A}{V^{2}} \right) \left(\frac{W}{L} \right)_{M_{2}} \left[0.734 \times 0.3 - \frac{0.3^{2}}{2} \right]$$

$$W_{L} = 7.68 - W$$

$$Region of Operation = V_{e}(.5at)$$

c. What is the path effort from In to Out in the circuit below? (4 pts)




THEOV - TAZOV (-V-JOV) W W - NOI

= (130 MA) (480) [0.83 x 0.3 - 0.5


=> IOM, = (27.5MA)

F= 21/2 (4)

Suppose we are trying to design a 6-input OR logic between a driver stage of 6 unit inverters and a load stage with capacitance equal to 24 times the unit inverter, as shown below.



There are many implementations of this logic block. We only consider 3 of them which are shown



a. Apply logical effort theory to size the gates (S1-S6) for minimum delay (from A-F to Y) and tell which is the fastest? (Note: Internal transistor sizes within these gates have equal worst-case pull-up and pull-down strength. Reference inverter has transistor width ratio Wp:Wn = 2:1) (8 pts)

$$S_1 = f_1 = 4.7$$

 $S_2 = \frac{24}{f_1} = 5.1$
 $d_{\text{min-2(a)}} = 3f_1 + 8 = 22.1$

$$SI = 4.7$$
 (1)

$$S2 = 5.1 \tag{1}$$

$$d_{min-2(a)} = 22 \cdot 1 \quad C$$

$$S_3 = f_2 = 4.21$$

 $S_4 = \frac{32}{f_2} = 7.6$
 $d_{min-2(b)} = 3f_2 + b = 18.63$

$$d_{min-2(b)} = 18.63$$

$$S_5 = f_3 = 4.055$$

 $S_6 = \frac{40}{f_3} = 9.86$
 $d_{min-2(c)} = 3f_3 + b = 18.16$

$$S5 = 4.058$$
 (1)
 $S6 = 9.86$ (1)
 $d_{min-2(c)} = 18.16$ (1)

b. Based on the sizes you found in (a), assume we ignore internal capacitance within a logic gate (NAND, NOR, INV), six inputs (A-F) are independent and have equal probability of being 0 or 1. Estimate which design has the largest dynamic power dissipation and which has the smallest. Assume the three circuits have the same V_{DD} and clock frequency. (12 nts)

$$\begin{array}{c} \chi_{0 \to 1} = P \\ \chi_{0 \to 1} = P \\ \chi_{1} = 0.03 \\ \chi_{12} = 2.05 \\ \chi_{13} = 0.0875 \\ \chi_{13} = 0.087$$

Min: Pi-P3

Least power = Figure 2 (A)

Most power = Figure 2 (C)

(3)


Most power = Figure 2 ($Max: P_1 - P_3$

(3)

Design $OUT = ((\overline{A} + \overline{B})(\overline{C} + \overline{D} + \overline{E}) + \overline{F})\overline{G}$ in static CMOS.

Draw the schematic and size the transistors so that the worst-case equivalent resistances are equal to that of a unit-size 6:2 inverter. For sizing, use velocity saturation scaling factors of $X_n = 4/3$, and $X_p = 6/5$.


Hint: Use De-Morgan's law to convert OUT to OUT.




PROBLEM 4: Layout Techniques

(10 pts)

a. Consider the logic gate shown below. What is the logic function implemented by the circuit? (2 pts)



b. Draw the Euler graph for the circuit. Find a consistent Euler path. (4 pts)



c. Implement the circuit in part (a) in one diffusion region using stick diagram. Each gate must be used for both PMOS and NMOS. Use static CMOS. Clearly denote if crossing wires are connected or not. (4 pts)


Hint: Use the Euler path you found in part (b).

PUNJ

VDD A R C F B R C & B J


PDN

i A C j B F C i B F



red (1)

A linear 16-bit carry-bypass adder has been shown below.



a. Calculate the worst case delay of this adder. (In terms of t_{setup}, t_{carry}, t_{sum}, and t_{mux}). (3 pts)

twoist case = tsetup + Mtcamy + (N/M-1)tmax + (M-1)tcamy here M=4, N=16

t linear 16-bit carry-bypass = tsetup + 4t carry + 3tmux + 3tcarry + tsum

b. A smart engineer from 115cTechnologies designed the same adder for her boss. By mistake she had 3-bits in the second stage and 5-bits in the third stage. Calculate the worst-case delay of this adder and compare it to the linear 16-bit carry-bypass. Argue whether the engineer's boss should give this engineer a raise or fire her. (4 pts)


t=tsetup+ 4tcarry + 3tmnx + 3tcarry + tsum
(assumption tmux = tcarry)

Worst case delay does not change Ly Second Stage Still needs to wait for 1st stage. Ly Third Stage needs more time for 5th bit but muxes Provide time


t 115cTechnologies Adder = t setup + 7 t carry + 3 t mux + t sm (3)

She should: Get fired Get a raise Neither (1)


c. Implement the MUX (used in a 4-bit stage) using transmission gates and inverters. (3 pts)



Consider the sequential circuit shown below.



a. Assume that all the transistors have been sized such that the delay from any input to the immediate output equals $t_{inv} = 100ps$, and an external clock *CLK* operates at 1GHz with 50% duty cycle. Draw the waveforms at nodes *CLK*, \overline{CLKD} , X, and Q for two clock cycles, with D equals 0 in first cycle and 1 in the second. (4 pts)



b. Would the sequential circuit above be considered a latch, a master-slave pair, or a pulse-triggered latch? (1 pts)

Pulse-triggened Latch (1)

c. Are the setup and hold time of this sequential circuit positive, negative, or approximately zero? Why? (2 pts)

Setup time -> regative (is less than the pulse width)
Hold time -> Positive (X and Q are settled)

d. Calculate the propagation delay t_{clk-q} for output (Q) high-to-low and low-to-high transitions. (4 pts)

terk-9, HL = tinu = 100ps terk-9, LH = 2tinu = 200ps

t_{clk-q,HL} = 100ps

tclk-q,LH = 200 p S

e. Can we increase the number of inverter stage between CLK and \overline{CLKD} from three to five? Why or Why not? (2 pts)

Yes > incresse gulse with (2)


f. Can we reduce the number of inverter stage between CLK and \overline{CLKD} from three to one? Why or Why not? (2 pts)

NO -> pulse width must be wide enough

for the input D to propagate to Q,

which can be 2 tine in the worst care.

Figure below shows a data path structure with feedback. Registers are edge triggered with the following parameters: $t_{c-q,max} = 4ns$, $t_{c-q,min} = 2ns$, $t_{setup} = 1ns$, and $t_{hold} = 1ns$.



a. What is the maximum frequency at which this data path can operate properly? Assume zero skew between the clocks and no jitter. (4 pts)

T;
$$t_{cq,max} + t_{logic,max} + t_{setup}(2)$$

① T; $4ns + 25ns + lns = 30ns$] => T; $30ns$
② T; $4ns + 20ns + lns = 25ns$] => T; $30ns$

$$\Rightarrow f_{max} = \frac{1}{30nc} = 33.3 \text{ MHz}$$
 $f_{max} = 33.3 \text{ MHz}$

b. What is the maximum random clock skew that this system can tolerate? (4 pts)

- 1 tskew & 2ns + 5ns Ins = 6ns
- 3 tskew & 2ns + 10ns Ins = 11ns

c. Assume there is no random skew and you are able to introduce the clock skew into this system. How do you do this to maximize the system performance without sacrificing the functionality? What is the maximum operating frequency we can achieve? When operating at the highest speed, what is the maximum random clock jitter that this system can tolerate? (7 pts)

Any positive skew in feed forward path becomes a negative skow in the feedback path.

=) We can only introduce a positive skew of 2.5 ns (tskew = 2.5 ns) (2)


=> fmax = 1 = 36.4 MHz | fmax = 36.4 MHz | tjitter, max = 1.75 ns

tskew+ 2tjither < teginin+tlogic, min-thold

- 2+ jither < 2ns+5ns-Ins-2.5ns=3.5ns
- 2+ jither < 2ns+10ns-Ins+2.5ns=13.5ns

=) 2 tj:Harmax = 3.5 ns => tj:Harmax = 1.75 ns


a. When using flip-flops, sometimes in addition to CLK, we might want to use an ENABLE signal to store data. Meaning Data is passed to the output at the edge of the clock if ENABLE is high. Figures 8(a) and 8(b) show two different implementations for this.



Which implementation is more robust? Why? (5 pts)

Figure 8(b) is more robust. (2)

* Figure 8(a) can lead to clock glitches, whice can cause the flip-flop to clock at the wrong time.



b. Built a 4:1 MUX using only 2:1 MUXes. (5 pts)

