

UCLA Computer Science 33 (Spring 2017)
 Midterm 2, 100 minutes, 100 points, open book, open notes.
 Put your answers on the exam, and put your name and
 student ID at the top of each page.

Name: _____ Student ID: _____

	1 a-c	1 d-e	2 a	2 b	2 c	3	4	5 a-c	5 d	total

1a (6 minutes). Write two C functions with the following APIs:

```
unsigned f2u (float x);  

float u2f (unsigned y);
```

10/11

f2u(X) should yield an unsigned integer Y that has the same 32-bit representation as X. For example, f2u(-0.1f) should yield 0xbdcccccd, because -0.1f has a sign bit 1, an exponent field 0x7b, and a fraction field 0x4ccccd, and ((1u<<31) | (0x7b<<23) | 0x4ccccd) == 0xbdcccccd. The u2f function should be the reverse operation, i.e., f2u(u2f(Y)) == Y should be true for all unsigned values Y.

<pre>unsigned f2u (float x){ union { float f; unsigned un; } u; u.f = x; return u.un; }</pre>	<pre>float u2f (unsigned y){ Union { float f; unsigned un; } u; u.un = y; return u.f; }</pre>
--	--

+ 6

3

1b (3 minutes). Does the C expression u2f(f2u(X)) == X yield 1 for all float values X? If so, briefly justify why; if not, give a counterexample.

No. If X is a NaN, then u2f(f2u(x)) returns a NaN, but NaNs are never equal.

+ 3

1c (3 minutes). Give two unsigned values Y1 and Y2 such that the C expression (Y1 != Y2 && u2f(Y1) == u2f(Y2)) yields 1.

Two unsigned values are y1 = 0x7F800001 and y2 = 0x7F800002
 Since both these values have a representation of NaN in float representation

9

Name: _____

Student ID: _____

1d (4 minutes). Which of the following machine-language functions, if any, are plausible x86-64 implementations of f2u and of u2f, respectively?

1

A: $\text{movl } \%edi, -4(\%rsp)$
 $\text{movss } -4(\%rsp), \%xmm0$
 ret

B: ~~$\text{movl } \%edi, 4(\%rsp)$~~
 ~~$\text{movss } 4(\%rsp), \%xmm0$~~
 ~~ret~~

C: $\text{movss } \%xmm0, -4(\%rsp)$
 $\text{movl } -4(\%rsp), \%eax$
 ret

D: $\text{pxor } \%xmm0, \%xmm0$
 $\text{movl } \%edi, \%edi$
 $\text{cvtsi2ssq } \%rdi, \%xmm0$
 ret

E: ~~$\text{cvttss2siq } \%xmm0, \%rax$~~
 ~~ret~~

F: $\text{movd } \%xmm0, \%eax$
 ret

f2u

2

M2f: WA


1e (9 minutes). For each machine-language function (A)-(F) that is not a valid implementation of either u2f or f2u, explain why not. If there is some other C-language function that the machine-language function is a valid implementation of, give such a function; if not, explain why not.

B does not work because it could be overwriting important information on the stack, such as the return address of the caller. This is because the stack grows in a negative direction. Because of this, it is not a valid implementation of any C function. Conflict with choice 1d, at least one should lose points

D is not a valid representation because it does not preserve the bits as they are because of the cvtsi2ssq instruction. This would however be valid for a function that converts ints into float representation.

E is not a valid representation because cvttss2siq instruction does not preserve the bits as they are. However, this function would work for converting floats into their integer representations.

Answers on back



Consider the following x86-64 function `foo`:

2a (11 minutes) Construct a data-flow representation of the micro-operations for the inner loop of the function `foo`. Identify any critical paths that are likely to be a performance bottleneck when `rdi` is large.

ret
xorpd %xmm6, %xmm6
.L4:

ret
jne .L3

addsd %xmm1, %xmm6

cmpq %rax, %rdi

lunc %rax

mulsd (%rdx,%rax,8), %xmm1

movsd (%rsi,%rdx,8), %xmm1

xorpd %xmm6, %xmm6

xorl %eax, %eax

je .L4

testd %rdi, %rdi


.L3:

foo:

Name: _____ Student ID: _____

The critical path is shown in bold arrows. The most likely path is underlined.

Because you cannot be used for the next iteration until it is ready for
addition to π , however, the path requires two separate loops of
and a multiply operation, which is much greater than the add operation to run
so the critical path, with 2 loops, will gain an add in unlikely to bottleneck



(262)



function units to successfully pipeline the instruction

if tandem dual issues and a multiprocessor. The Kaby Lake has enough of a time. We can see from the critical path of the previous question that each of these operations requires us to access all functional units being used at the same time. Thus, the inner loop should be successfully pipelined, within large amount of multiplexing and addition and low operations, but the Kaby Lake has at least two function units for each one of these operations.

The inner loop should be parallelized fully with this is because there are the Haswell. How well will the inner loop be parallelized on this processor, using instruction-level parallelism? Briefly justify your answer by appealing to your answer to the previous subquestion.

Student ID:

Name:

the optimal choice

blocks are ~~cacheable~~ to store in cache already containing the 4-way block for one only 256 bytes anyway. Since this is 64 bytes in size, only four longer to search through the set to find the desired address, and access to my calculations mean more time can map to a set, meaning it takes small file sizes are being effectively handled by cache thrashing, & and 2 way cache, the set would be full and would need to evict data, but the four addresses, so each entry will belong to a single set. In fact since the typical size is 256 bytes, a single entry can be split held up to 4 address that have 64 bytes after the initial address. - 256 alternative entries, with the 4 way set associative cache, each set can hold up to 4 maximum bytes for your bus, you should buy the 4-way set




$$\text{Direct mapped} \quad 2^{20} / 2^7 = 2^{13} \text{ sets}$$

$$1 \text{ MIB} = 2^{20} \text{ bytes}, \text{ Block size} = 2^6$$

$$256 / 64 = 4$$

Briefly justify your answer.

Interrested in buying, if you want to maximize the bang for your buck? (With typical size 256 bytes), which of these chips will you be most interested in executing the function foo on many small arrays are a 64-byte cache line and they all contain 1 MiB of data. If you use a 2-way set-associative cache, and so on for 8-way and 16-way. All the caches uses a 2-way set-associative cache; the next-cheapest one is the cheapest chip uses a direct-mapped cache; the next-cheapest one same x86-64 instruction set. Each chip has just one cache for RAM. 2C (11 minutes). Suppose you have several chips that implement the same x86-64 instruction set. Each chip has just one cache for RAM.



Student ID:

Name:

Name:

Student ID:

3 (11 minutes). For each of the following forms of machine parallelism, give an example of an application that will likely work better with this form of parallelism than with any of the other forms listed. Briefly justify your answers.

Instruction level parallelism

Process parallelism

SIMD

Thread parallelism

(11)

Instruction level parallelism works best with programs that want to take advantage of parallelism without having to rewrite the entire code to use the SIMD interface required by SIMD. An example is highly efficient code that must be highly reusable and is difficult to parallelize into SIMD code.

Multiplexing gives more control over program behavior than process parallelism,

and has the ability to handle address spaces of a processor making it easy to share data. An example application is an SIMD division since that might want to give some preference to elements

of a thread depending on another thread's memory by moving threads around. An SIMD is good for compiled programs that are to perform the SIMD operation at the same time. All such SIMD applications are parallel for programs that can eliminate the race

allow shared address space but most worry about the action of other threads. An example program is a communication between threads and multithreading that allows parallelism in graphics applications.

to an extra dimension,

With more space required, L2 would often be L1 information changing in L1 is not reflected in L2 anyway, so it is redundant.

Only big requests to see at L2 have been properly updated, and

With more space required, L2 would often be L1

(c)

With big requests to see at L2

If for some reason L1 cache fails and data is lost, data can

~~fails~~ → ~~reflects~~ on

intended

With this writing/destroying there is L1, so many writes and the output

(d)

If L1 cache fails, word is lost forever.

and places back into L1, which is much more efficient to get

the word is destroyed in L1 and placed in L2, and then it is destroyed in L2.

If a word is deleted out of L1, but then brought into L1 again, first

just bring forward.

On miss, data is transferred out of L1 and deleted in L2, instead of

latency increased, as there is much more data transfer between L1 and L2

(e)

missed words in both L1 and L2

If miss in L1 will go to L2 anyway, so it is redundant to do all

in L1

Every word used to be updatable in L2 anyway, so it is redundant to have an additional memory

more storage available in L2

(f)

Exclusive (This assumes a write-back approach)

cached in L2. Give pros and cons of both approaches.
strictly inclusive, i.e., every data word cached in L1 is also
exclusive, i.e., a data word is never in both L1 and L2, or
all the cores). You are trying to decide whether the caches should be
a smaller L1 cache (one per core), and a larger L2 cache (shared among
4 (10 minutes). Suppose you are designing a computer with two caches:

(b)

Student ID:

Name: